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As complementary metal-oxide-semiconductor (CMOS) is 
aggressively being scaled down, it faces the fundamental limitation that the 
subthreshold swing (S) cannot be further reduced below 60 mV/decade at 
room temperature.  Recently, a group of novel devices with the super-steep S 
aroused great interests in the research community as it can potentially replace 
the metal-oxide-semiconductor field effect transistor (MOSFET) for low 
power applications.  Among the device candidates, the tunneling field effect 
transistor (TFET) is the most promising one due to its excellent switching 
characteristics and the good compatibility with the current MOSFET platform.  
One of the technical challenges of the state-of-the-art TFET technology is the 
low drive current which may hinder its widespread application.  Silicon (Si) 
has a relatively large bandgap, leading to a low band-to-band tunneling (BTBT) 
rate and low drive current for Si TFETs.  Therefore, novel structure designs 
and materials are need advance the TFET technology to achieve high drive 
current.  In this thesis, comprehensive simulation and experiment works were 
performed for drive current enhancement of TFETs.  Several technology 
options, including enlarging tunneling region, improving source junction 
abruptness, and introducing small bandgap material as the substrate, were 
explored.  The main flow of the thesis is as follows. 
A detailed simulation study on TFET gate capacitances was performed 
to gain an in-depth understanding of the capacitance-voltage behavior of 
TFET.  This is important for TFET circuit design.  It was observed that the 
gate capacitance of TFET is asymmetrically partitioned into gate-to-drain and 
 ix 
gate-to-source capacitance.  To improve the drive current of TFET, three 
different techniques were attempted in this thesis work.  Firstly, double-gate 
TFETs with different shapes of extended source were investigated by 
simulation.  By extending source region into the body under the gate, the 
tunneling area is enlarged, leading to an increase in tunneling current.  Better 
uniformity of the high electric field along the source/channel interface is 
obtained in TFET with extended source, leading to an improvement of S.  
Secondly, integration of silicon-carbon (Si:C) source into n-type TFETs was 
performed experimentally.  The effective suppression of boron diffusion due 
to the presence of substitutional carbon at the source side leads to abrupt 
junction, resulting in reduction of S and enhancement of Ion.  Lastly and the 
most importantly, we employed germanium-tin (GeSn) alloy, which has a 
smaller bandgap as compared to Ge, as a novel substrate material for high 
performance TFET application.  The world’s first planar Ge0.958Sn0.042 p-type 
TFET was experimentally demonstrated by utilizing a gate-first sub-400 ºC 
fabrication process.  A relatively high drive current was achieved, which is 
attributed to the enhanced direct BTBT and the high hole mobility in GeSn 
channel.  The low thermal budget of device fabrication process helps to form 
an abrupt source tunneling junction and thus enhance the tunneling current. 
 x 
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1.1.1 Fundamental Limits of CMOS Scaling 
For the past half century, the complementary metal-oxide-
semiconductor (CMOS) technology has a tremendously rapid development [1] 
with the number of transistors per chip is approximately doubled every two 
years.  This trend is described by Moore’s law [2]-[3], being made possible by 
continued scaling-down of the device dimensions and the supply voltage VDD 
(Fig. 1.1).  Transistor or device scaling results in higher packing density, 
reduced cost per function, and increased circuit speed.   Over the last decade, 
CMOS technology entered into the sub-100 nm regime, and the extremely 
scaled transistors were realized by incorporating strained silicon (Si) channel 
(beyond 90 nm technology node) and high-k/metal gate (beyond 45 nm 
technology node) [4]-[5].  Most recently, transistors at 22 nm technology node 
are realized by mass production using the tri-gate FinFET structure by Intel 
corporation [6]. 
However, as CMOS transistors are scaled down beyond the 22 nm 
technology node, immense challenges are faced to maintain the historical pace 
of performance scaling.  The increase in the drive current, which is required 
for faster switching speed at low VDD, comes with a price of an 
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Fig. 1.1. The scaling of transistor follows the Moore’s Law.  (a) The physical 
gate length shrinks with technology node.  (b) Supply voltage VDD continues to scale 
down.  However, as the technology node goes beyond 90 nm, a very significant delay 
in VDD scaling is observed.  Static power takes up more power consumption, and it 
becomes an issue for CMOS scaling [7].  The circle symbols present the VDD scaling 
trend predicted by ITRS 1995, while the triangles present the updated trend by ITRS 
2011, where a delay of VDD scaling is expected. 
 
exponential increase in the off-state current (Ioff), which leads to a large 
standby or static power dissipation [7][Fig. 1.1(b)].  This is essentially due to 
the fundamental limit for the subthreshold swing S of a MOSFET, which 
cannot be lower than 60 mV/decade at room temperature. 
S is defined as the change in gate voltage (VGS) needed to induce a 
change in drain current (IDS) by one order of magnitude in the subthreshold 














S 10ln , (1.1) 
where k is the Boltzmann’s constant, T is the absolute temperature, q is the 
charge of an electron, OXC  is the gate oxide capacitance, and DC  is the 
depletion capacitance.  In a well-designed transistor, OXC  dominates over all 



















S 300|mV/decade 60 10ln 
(a) (b)
 
Fig. 1.2. (a) Schematic of a conventional MOS transistor. Here, we take the n-
channel MOSFET as an example.  (b) The change in energy band diagram along the 
source to drain direction as VGS increases in a MOSFET with fixed VDS.  Fermi 
distribution of carriers in energy scale n(E) at the source determines the lower limit of 
subthreshold swing S in a MOSFET, which is 60 mV/decade at room temperature.  
The blue arrows indicate the changing direction of band diagrams as VGS increases. 
 
mV/decade at room temperature in a MOSFET [Fig. 1.2].  The physical 
insight of this S limitation is that the rise of IDS is determined by the Fermi 
distribution of carriers at the source side [Fig. 1.2(b)], assuming that the gate 
has full control of the channel potential.  As VDD decreases with technology 
scaling, which is required to reduce the power consumption, VTH will have to 
be reduced in order to maintain a high Ion for a high switching speed.  
However, the VTH cannot be reduced much lower than about ~0.2 V, otherwise 
Ioff will increase correspondingly due to the fundamental limitation of S [Fig. 
1.3(a)].  In addition, aggressive scaling of MOSFET has resulted in short 
channel effects, leading to additional degradation of S.  The scaling of VDD 
faces fundamental difficulty due to the working mechanism of MOSFET, 
which will delay VDD scaling as predicted by recent ITRS updates [triangular 
points in Fig. 1.1(b)].  
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Fig. 1.3. (a) Illustration of IDS-VGS characteristics of original device (black line) 
and scaled device (blue line) with fixed subthreshold swing S showing an increase in 
off-state current Ioff due to the reduction of supply voltage VDD.  (b) Alternative device 
with steeper S (green line) is needed to realize electronics for ultra low VDD. 
 
At the end of CMOS scaling, there is a strong need to explore 
alternative novel devices, which could have steeper S (less than 60 mV/decade 
at room temperature), to overcome the fundamental limitation of MOSFET for 
future logic applications [Fig. 1.3(b)]. 
 
1.1.2 Alternative Device Candidates with Steep Subthreshold Swing 
Alternative devices with entirely new working mechanisms are desired 
to overcome the non-scalability of S in the conventional MOSFET.  Both 
industry and academia have put efforts in exploring alternative devices with 
steep S, such as the impact-ionization metal-oxide-semiconductor (IMOS) 
transistor [9]-[10], the tunneling field-effect transistor (TFET) [11]-[75], the 
feedback transistors [76], and the ferroelectric FET [77]-[78]. 
The IMOS employs avalanche breakdown or impact ionization by high 
electric field in reverse biased p-i-n diode to obtain very steep S.  Despite the 
steep S and excellent Ion/Ioff [9]-[10], IMOS requires a high reverse voltage at 
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the source side to provide very high electric field to trigger avalanche 
breakdown (source voltage ~-5 V for n-type IMOS), which consumes more 
power and is a concern in IC design.  In addition, an IMOS suffers from rapid 
device degradation due to hot carrier damage, which leads to severe carrier 
trapping, creation of interface states and gate leakage over time.  The feedback 
transistor [76] employs forward biased p+-i-n+ diode with intrinsic channel 
region partially gated (denoted as source or drain offset region).  The gate 
voltage initiates an positive feedback loop as carriers transport between the 
source and drain terminals: electrons drift from n+ source to p+ drain with 
some of them accumulate at the potential well at the drain offset, reducing the 
energy barrier for holes and enabling holes to flow into the channel; while, as 
holes are drifting towards n+ source side, some of them will accumulate in the 
potential well at source offset and the potential barrier for electron injection is 
reduced, causing more electrons to be injected from n+ source to p+ drain.  
Although S can be reduced in feedback transistor, the main drawback is the 
high static power consumption since the p+-i-n+ diode is working in forward 
biased mode and the off-state current is high.  Ferroelectric FETs make use of 
ferroelectric dielectric to provide a negative capacitance which results in a 
step-in transformation of the channel potential to the gate voltage, thus sub-60 
mV/decade S could be achieved [77]-[78].  The additional ferroelectric 
mechanism due to the electric dipole movement causes an additional delay.  In 
addition, the interface state will also pose problem in its real fabrication. 
Different from the above device schemes, a TFET exploits the gate-
controlled band-to-band tunneling (BTBT) quantum mechanism to achieve 
very steep S with a gated p-i-n configuration.  Recently, TFETs attracted a lot 
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of research attentions.  Many theoretical investigations [11]-[40] and 
experimental demonstrations [41]-[75] were reported in the literature.  The 
TFET is considered as one of the most promising candidates with steep S to 
realize electronics at significantly reduced VDD.  Up to now, realization of 
TFETs with sub-60 mV/decade S with various device designs have been 
reported [48]-[51],[53],[56],[61].  Tremendous research efforts have been 
made to realize high performance TFET including the fundamental study, 
device design, and fabrication optimization.  This dissertation will primarily 
focus on the development of TFET technology in terms of device simulation 
and process development. 
1.2 Device Physics of TFET 
1.2.1 BTBT Theory 
BTBT is a quantum phenomenon in which electrons from the valence 
band (Ev) tunnel through the forbidden energy gap to the conduction band (Ec) 



















Fig. 1.4. (a) Band diagram of a reverse biased p+/n+ diode, where electron 
band-to-band tunneling (BTBT) occurs.  Efp is the quasi Fermi level in p+ region, 
while Efn is the quasi Fermi level in n+ region.  (b) The tunneling barrier of the p+/n+ 
diode in (a) can be approximated by a triangle potential barrier [82]. 
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[Fig. 1.4(a)].  The potential barrier seen by the tunneling electrons can be 
approximated as a triangle [Fig. 1.4(b)], and the tunneling probability Ttunnel 
has an expression with Wentzel-Kramers-Brillouin (WKB) [79]-[81] 



















 (for triangle potential barrier), (1.2) 
where Tw  is the tunneling width,
*
rm is the reduced tunneling mass, U(x) is the 
potential energy,  is the reduced Planck constant, Eg is the material band gap, 
and ξ is the uniform electrical field if triangle potential barrier is assumed.  It 
should be noted that the smaller Tw , Eg and
*
rm are, the higher Ttunnel becomes.  
For a fixed material, Eg and
*
rm are fixed, and Tw  is an indicator of Ttunnel.  
BTBT could occur only if Ttunnel is high enough and there are enough electrons 
at the starting side under Ev [left side in Fig. 1.4(a)] and enough empty states 
at the ending side above Ec [right side in Fig. 1.4(a)].  The BTBT generation 






tunnelvccvBTBT   )()()]()([ , (1.3) 
where )(Efv and )(Efc  are the Fermi-Dirac distribution functions, and 
)(Egc and )(Egv  are the density-of-states in the conduction band and the 
valence band, respectively.  According to Eqs. (1.2) and (1.3), in order to get a 
high tunneling current, a small Tw  is desirable, which requires abrupt doping 
profile at tunneling junction.  In addition, material with a small *rm  and a 




1.2.2 Working Mechanism of TFET 
A TFET is basically a gated p+-i-n+ diode, where “i” region (either the 
intrinsic or lightly doped semiconductor) is the channel.  An n-channel TFET 
(nTFET) is a gated p+-p-n+ diode as illustrated in Fig. 1.5(a), while a p-
channel TFET (pTFET) is a gated n+-n-p+ diode.  The gate bias is used to 
modulate the channel potential of a TFET, and thus to control the BTBT at the 
interface between the source and the channel [Fig. 1.5(b) and (c)].  The TFET 
is switched off at low VGS due to the appearance of a bandgap which cuts off 
the Fermi tail of carrier concentrations [Fig. 1.5(b)].  Therefore, Ioff is very low 
and limited by the junction leakage which includes both the drift current and 
the Shockley-Read-Hall (SRH) generation.  In addition, if the junction at the 
drain side is abrupt, drain side BTBT could occur at off-state, which also 
contributes to Ioff of a TFET.  At on-state with high VGS and VDS, the IDS of a 

























Fig. 1.5. (a) Schematic of an n-channel TFET (nTFET) with the gated p+-p-n+ 
configuration.  (b) Off-state and (c) on-state energy band diagrams extracted from the 
source to drain direction near the channel surface.  The low leakage current at the off-
state is due to the bandgap cutting off the Fermi tail of carrier concentrations [see Fig. 
1.3 (b) for Fermi distribution of carrier concentrations n(E) ].  At on-state, the band-
to-band tunneling of electrons from the p+ source to the lightly p-type doped channel 
is enabled by a positive gate bias. 
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Fig. 1.6. Simulated (a) IDS-VGS plot and (b) IDS-VDS plot of a single-gate lateral 
silicon nTFET as in Fig. 1.5(a).  The p+ source doping concentration (NA) is 1×1020 
cm-3, the n+ drain doping concentration (ND) is 1019 cm-3, and the lightly p-type 
channel doping is 1×1016 cm-3.  Source junction is set to be abrupt.  The equivalent 
silicon oxide thickness (EOT or TOX) is 0.5 nm and the channel length LG is 50 nm.  
The body thickness Tbody is 20 nm. 
 
Transfer characteristics (IDS-VGS) of a typical Si TFET with sub-60 
mV/decade S are shown in Fig. 1.6 (a).  For a fixed VDS, as VGS increases, Ec in 
the channel is lowered and the inversion layer is formed in the surface of the 
channel.  Thus, the electron tunneling width (from Ev in the source to Ec in the 
channel) becomes narrower, and IDS increases correspondingly.  As VGS keeps 
increasing, IDS continually increases but with a progressively reducing slope, 
which is due to the constraint of voltage drop at tunneling junction by VDS [Fig. 
1.6 (a)].  Fig. 1.6 (b) shows the corresponding output characteristics (IDS-VDS) 
of the Si TFET.  At low VDS, IDS depends on VDS and it saturates with a 






1.3 Development of TFET Technology 
The concept of tunneling based transistor came out in the 1980’s.  S. 
Banerjee [41] and T. Baba [42] proposed the initial gate controlled tunnel 
transistors in 1987 and 1992, respectively.  Si surface tunnel transistor (STT) 
was demonstrated by W. M. Reddick in 1995 [43], while in 2000, W. Hansch 
fabricated a vertical Si TFET with highly abrupt tunnel junctions achieved by 
MBE growth [44].  In 2004, K. K. Bhuwalka reported a vertical TFET 
employing a δp+ doped SiGe layer adjacent to the source tunneling junction, 
and the improvements in IDS and S were obtained [45].  In the same year, J. 
Appenzeller demonstrated carbon-nanotube TFET with sub-60 mV/decade S 
[46].  However, the reported IDS-VGS curve is not as smooth as the normal 
transfer characteristics.  Afterwards, plenty of experimental demonstrations 
using Si [47],[50],[52],[56],[57],[61],[66],[72], strained SiGe [48],[68], and 
Ge [49],[67] material systems were reported for both nTFETs and pTFETs.  
At the same time, a lot of simulation studies were also performed to explore 
the physical insights [11],[17],[23]-[29],[31],[33]-[39] and optimize the device 
design for better performance of TFETs [12]-[15],[18]-[21],[30],[32],[34]-
[37],[39].  Recently, TFETs with small bandgap materials such as III-V 
compounds [54],[63]-[65],[69]-[71], TFET with hetero tunneling junction 
[50],[53],[55],[60],[62],[69]-[70],[73]-[74], and devices with multi-gate device 
structure [51]-[52],[57],[61],[63]-[66],[70] were demonstrated.  More 
attentions were given to the TFETs with new materials and new structures due 
to their higher BTBT generation rate and improved device performance as 
compared with conventional planar Si TFETs.  A summary of recent reports 
on drive current and S of both nTFETs and pTFETs are shown in Fig. 1.7. 
 11 































VGS-Voff = 1 V, VDS = 1 V
In0.7Ga0.3As/GaAs0.35Sb0.65, Ref. [64]
VGS = 1 V, VDS = 0.5 V
In0.53Ga0.47As/In0.7Ga0.3As, Ref. [65]
VGS = 0.8 V, VDS = 0.3 V
Ge, Ref. [48]
VGS = VDS = 1 V
In0.7Ga0.3As, Ref. [54]
VGS-Voff = 1 V, VDS = 0.75 V
Ge/Si, Ref. [53]
VGS-VOFF = 0.6 V, VDS = 0.5 V
nTFET
InAs/Si, Ref. [74],
VDS = -0.8V, VGS-Voff = -1 V
Si, Ref. [49]
VDS = VGS = 1 V
Si, Ref. [57], VDS =VGS = -1 V
Si, Ref. [56], VDS =VGS –VBTBT = -1 V
(our work) GeSn pTFET, 
Ref. [75], VDS =VGS = -1 V
pTFET
SiGe, Ref. [68]
VDS =VGS = -1 V
(our work) Si:C/Si nTFET, 
VDS =VGS -Voff = 1 V
(a)
 
































































Fig. 1.7. Summary of recent reports on (a) drive current and (b) minimum 
point S of nTFETs and pTFETs.   
 
Although some of the reported TFETs achieved S less than 60 
mV/decade, in most of the case, the extremely small S only appears at very 
low current level.  Therefore, current TFET technology is still far from being a 
realistic alternative to replace state-of-the-art CMOS for future logic 
applications.  More research efforts are required to further improve the TFET 
performance, especially the on-state current (Ion).  In order to achieve a high 
Ion and a sub-60 mV/decade S at the same time, some key points need to be 
considered in TFET realization.  These are shown in Fig. 1.8 and will be 
discussed as follows. 
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 High-k gate dielectric
 Proper gate work function
Junction Engineering
 Abrupt source doping profile
 Extended source, gate-source overlap 
 Heterojunction with type II staggered 
band alignment
 Strain engineering
 Gradual drain 
doping profile




 Small bandgap and direct bandgap in tunnel region
 High carrier mobility in channel
Structure Engineering
 Ultra thin body, SOI, GeOI
 Double gate, nanowire
 Vertical structures
 Bilayer tunneling structure 
  
Fig. 1.8. Key points for realizing a high performance TFET. 
 
1.3.1 Junction Engineering 
According to the BTBT working mechanism, Ion of a TFET is 
determined by abruptness of the source tunneling junction.  In order to achieve 
a high Ion, a very abrupt source junction is needed to increase the BTBT rate.  
Currently, several solutions are being proposed.  Dopant segregation can be 
used to achieve abrupt tunneling junction at the source-channel interface [56].  
The profile of boron in Si could be controlled using laser anneal dopant 
activation [66].  In addition, using heterojunction with type II staggered band 
alignment can reduce the energy difference between Ev in the source and Ec in 
the channel, thereby decreasing the tunneling width and leads to an 
enhancement of the tunneling current [21],[50],[53],[55],[60],[62],[69]-
[70],[73]-[74].  Strain engineering could also enhance the performance of 
TFET by splitting the energy bands to reduce the tunneling width further 
[26],[37].  At the drain side of a TFET, a gradual drain junction or gate to 
drain offset is desired to suppress drain-side BTBT, and thus to maintain a low 
Ioff [40].  Moreover, efficient defects removal at both the source and the drain 
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junctions is desired to reduce the SRH and thereby lowering the junction 
leakage current when a TFET is at off-state. 
 
1.3.2 Material Engineering 
In order to achieve high Ion, small bandgap materials such as Ge and 
III-V compounds are preferred because of the large BTBT rate when TFET is 
switched on.  In the meantime, materials with direct bandgap are also desired 
since direct BTBT has a smaller *rm , thus, a higher tunneling probability 
compared to the indirect BTBT, like the BTBT in Si.  In addition, the 
mobilities of the carriers in the channel inversion layer, i.e. electrons in 
nTFET and holes in pTFET, are also important.  Fortunately, the materials 
with small bandgaps (such as InGaAs [54],[64], InAs [63],[74] and 
Ge[48],[53]) could have relatively high carrier mobility at the same time, thus 
the application of these materials in TFET is quite promising.   
 
1.3.3 Structure Engineering 
Similar to the case in MOSFET, employment of ultra-thin body 
substrates and multi-gate structures such as nanowire FET[51]-
[52],[61],[63],[66], could result in better gate modulation of TFETs, enhancing 
BTBT, improving the tunneling current, and reducing the leakage current.  
Besides the engineering in gate structure and body thickness, source tunneling 
junction geometry is also very important.  The source tunneling junction could 
be vertical, like the case in a vertical TFET [43],[44],[53],[61],[69],[73],  
where the advantages of in situ doping technique could be used to realize a 
very steep dopant profiles at source-channel interface.  The source tunneling 
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junction could also be extended into the body of a TFET by a novel structural 
design to enlarge the tunneling area, leading to an enhancement of device 
performance [17].   
 
1.3.4 Gate Stack Engineering 
Since the TEFT working mechanism is gate modulated BTBT, the gate 
control over the channel surface is an important factor determining the device 
performance.  Gate stack with good interface quality is desirable.  In order to 
achieve a high Ion of TFET, small bandgap materials, such as III-V and Ge, are 
investigated as mentioned above.  In this case, proper high-k material should 
be chosen and special passivation techniques are needed for different substrate 
materials. 
 
1.4 Objectives of Research 
The objectives of this dissertation are to propose or demonstrate 
various advanced techniques for TEFTs by considering the optimization 
schemes described in the previous section.  To completely understand the 
electrical characteristics of TFETs, the study on TFET capacitance-voltage (C-
V) behavior is carried out.  The main focus of this thesis is on exploring 
methods to improve TFET performance in terms of Ion.  For Si TFETs, 
performance enhancement could be obtained by either enlarging area of 
tunneling region or improving tunneling junction abruptness.  Novel device 
structure with special source geometry is to be designed to gain the tunneling 
region enlargement.  Silicon-carbon is to be implemented to achieve an abrupt 
boron profile in Si at the source side, in order to enhance BTBT in Si TFET.  
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A more efficient way to enhance the TFET performance is to use a small band 
gap material as the substrate, such as GeSn, and its applications in both 
nTFET and pTFET need further theoretical assessment and experimental 
demonstration.  The results of these research works will provide technology 
options for high performance TFET for the future logic devices. 
 
 
1.5 Thesis Organization 
This thesis includes 7 Chapters.  Chapter 1 gives a brief introduction to 
the background and the objectives of this thesis.  Chapters 2 through 4 
document device design and simulation results, while Chapters 5 and 6 
document experimental results. 
In Chapter 2, the dependence of TFET gate capacitances on terminal 
voltages was studied by simulation.  The total gate capacitance of TFET is 
asymmetrically partitioned into gate-to-drain (CGD) and gate-to-source (CGS) 
capacitance components when the inversion layer is formed.  A compact 
model of TFET gate capacitance was developed. 
In Chapter 3, the impact of extended source structures in double-gate 
TFETs was investigated by simulation.  In the on-state, extended source 
structures increase the tunneling area, leading to an increase in the BTBT 
current and an improvement in Ion and S.  The benefits from extended source 
design are more obvious for TFET with a hetero-tunneling junction, such as 
the Ge-source Si-body TFETs. 
In Chapter 4, a novel substrate material germanium-tin (GeSn), which 
has a small bandgap, was explored for nTFETs by the non-local Empirical 
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Pseudopotential Method (EPM) calculation and TCAD simulation.  By 
increasing Sn composition from 0 to 0.2, GeSn transits from indirect bandgap 
to direct bandgap material, and Ion of GeSn TFETs is increased due to the 
higher direct BTBT rate.  In addition, the maximum IDS with sub-60 
mV/decade S becomes higher with increasing Sn composition, which is 
preferred for TFET application. 
In Chapter 5, silicon-carbon (Si:C) source was incorporated into Si 
TFETs with a p+-n+-p-n+ structure.  A reduction in S and an enhancement in Ion 
are achieved due to the effective suppression of boron diffusion with the 
presence of substitutional carbon at the source side of the devices.  The abrupt 
boron profile leads to an abrupt tunneling junction and thus enhances BTBT of 
electrons.  In addition, the induced tensile strain reduces the bandgap at 
tunneling junction, which also helps to improve the drive current. 
In Chapter 6, the first GeSn pTFET was realized using a gate-first 
process.  Decent device characteristics was obtained, which is due to the 
enhanced direct BTBT and the high hole mobility in GeSn channel.  The low 
thermal budget of the device fabrication process helps to form abrupt source 
tunneling junction to enhance the BTBT of electrons. 
Finally, the main contributions of this thesis and suggestions for future 




Gate Capacitance in Tunneling Field-Effect 
Transistors: Simulation Study 
 
2.1 Introduction 
Due to the gate controlled band-to-band tunneling (BTBT) mechanism, 
a tunnel field effect transistor (TFET) is expected to have superior current-
voltage (I-V) characteristics in terms of high on-state/off-state current ratio 
(Ion/Ioff) and steep subthreshold swing S.  TFET is a promising candidate to 
realize electronics at low supply voltage VDD [11]-[75].  In order to use TFETs 
in integrated circuits, the switching behavior of a TFET needs to be 
investigated in detail.  Besides I-V characteristics, the gate capacitance is a 
crucial determinant of device switching speed, since the intrinsic switching 
delay τ is given by [1] 
onDDGG IVC / , (2.1)   
where CGG is the total gate capacitance per device width in inversion.  A deep 
understanding of TFET gate capacitance and its components will be very 
important for determining the speed performance of TFETs.  
The gate capacitance of a TFET can be quite different from that of a 
metal-oxide-semiconductor field effect transistor (MOSFET), as the TFET has 
a different working mechanism.  There is little or no investigation on TFET 
gate capacitance and its components.  The distributions of TFET gate 
capacitance components are not well studied yet.  In this Chapter, we report a 
 18 
systematic analysis of gate capacitance components in a planar Si TFET 
[85],[86].  The dependence of capacitances on terminal voltages and device 
geometry are investigated in detail using a physics-based technology 
computer-aided design (TCAD) simulator [84].  A compact TFET gate 
capacitance model comprising parasitic capacitance components and inversion 
capacitance is built.  The impact of parasitic capacitance components on the 
total gate capacitance of TFET is discussed.  Methods to reduce the parasitic 
capacitance components by drain dopant profile engineering are also discussed.  
 
2.2 Numerical Simulation 
2.2.1 Simulation Methodology 
Device simulation was performed using our in-house two-dimensional 
(2D) TCAD simulator which implements a physics-based non-local BTBT 
algorithm [84].  This algorithm is implemented based on an open source 
TCAD device simulator named General-purpose Semiconductor Simulator 
(GSS) [87].  There is a commercially supported version by Congenda [88].  A 
brief description of our non-local BTBT algorithm implementation will be 
given in the following part, while more details are documented in Ref. [84].   
The algorithm automatically identifies the tunneling paths, and for each 
tunneling path, the tunneling probability tunnelT  is obtained based on Wentzel-










 , (2.1) 
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where E is carrier energy, κ is the imaginary part of the electron wave vector  
in the forbidden bandgap, h is Planck’s constant, *rm is the tunneling reduced 
mass (for Si, 0
* 28.0 mmr  , where 0m is free electron mass), and   ErU  is the 
barrier height at position r.   
 
Set Bias Boundary Conditions
Solve Poisson’s Equation
Solve Tunneling Path
Update GBTBT Carrier 
Continuity Equation
Converge?
Update Solution and approach 
to next bias
Find the maximum ξ-field; 
Discrete the energy into 
many small energy levels dE
(Ec,min < E < Ev,max)
Sweep the dE by one




Sum up the tunneling path 

















Fig. 2.1. (a) and (b) show the band diagram of a tunneling junction 
visualized in 3D with different viewing angles.  Energy scale is in the vertical 
direction. One tunneling path is highlighted in red.  dE is small energy step, 
Wp is the width of a tunneling path, Ec_front the intercept between a constant 
energy plane and the conduction band Ec surface, and Ev_front the intercept 
between the a constant energy plane and a valence band Ev.  (c) Flow chart 
illustrating our non-local algorithm of calculating BTBT current for TFET 
application. 
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BTBT carrier generation rate ( BTBTG ) is calculated based on the 
tunnelT and carrier concentrations at the starting and ending nodes of the 


























where q is electron charge, *DOSm is electron density-of-state effective mass, 
k is Boltzmann constant, T is temperature in Kelvin, vp is the hole 
concentration at the starting node of tunneling at frontvE _  (the intercept 
between a constant energy plane and the valence band Ev surface at the source 
side), cn is the electron concentration at the ending node at frontcE _ (the 
intercept between a constant a constant energy plane and the conduction band 
Ec surface in the channel region), in is the intrinsic carrier concentration, and 
Wp is the width of a tunnel path [Fig. 2.1(b)].  The integration in Eq. (2.2) is 
performed from the minimum Ec (Ec,min) to the maximum Ev (Ev,max). 
BTBTG  is then captured in the current continuity equations  [Eqs. (2.3) 
and (2.4)].  The current continuity equations and Poisson equation [Eq. (2.5)] 
are self-consistently solved using Newton’s iteration method. 














 AD NNnpq    (2.5) 
where G and R are generation and recombination rate of carriers, respectively, 
nJ  and pJ  are current density of electrons and holes, respectively,  is the 
electrostatic potential, p  is hole concentration, n  is electron concentration,  
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and DN and AN  are concentrations of donors and acceptors, respectively, 
assuming donors and acceptors are fully ionized.  nJ  and pJ  are calculated as 
nqDnEqJ nnnn    (2.6) 
p p p pJ q pE qD p    (2.7) 
where n  is electron mobility, p  is hole mobility, nE and pE are the electrical 
field applied to electrons and holes, respectively, and nD and pD are the 
electron and hole diffusivities, respectively.  The calculation flow is 
summarized in Fig. 2.1(c).  The algorithm is designed to be robust and the 
converged electrical results are checked for mesh grid independence [84].   
 
2.2.2 Device Structure 
Single-gate (SG) n-channel silicon-on-insulator (SOI) TFET with a 
structure shown in Fig. 2.2(a) was simulated.  The p+ source is doped at 
2×1020 cm-3 with a doping gradient of 2 nm/decade, and the n+ drain is doped 
at 1×1020 cm-3 with a doping gradient of 5 nm/decade, i.e. gradual drain 
doping [Fig. 2.2(b)].  The p-type channel doping is 1×1016 cm-3 and the body 
thickness Tbody is 20 nm.  The equivalent silicon oxide thickness (EOT or TOX) 
is 0.8 nm.  Metal gate is used with a work function of 4.05 eV, a gate height 
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Fig. 2.2. (a) Device structure of simulated SG TFET.  (b) Impurity doping 
profiles of acceptors (NA) and donors (ND) underneath the gate [along A- A’ in (a)].  
Zero in the horizontal axis refers to the location of left gate edge. ΔLs and ΔLd are the 
extension length of p-type and n-type region into the channel, respectively, 
overlapping with the gate.  (c) Energy band diagrams underneath the gate [along 
horizontal cutline A-A’ in (a)] with VDS = 1 V at VGS = 1 V (solid line) and 0 V 
(dashed line).  (d) Energy band diagrams from the gate to the channel [along vertical 
cutline B-B’ in (a)] with VDS = 1 V at VGS = 1 V (solid line) and 0 V (dashed line).  
Zero in the vertical axis refers to the interface between gate dielectric and channel. 
 
The TFET was biased with various VD and VG ranging from 0 to 1 V, 
and the source terminal is grounded (VS = 0 V).  In this study, TFET is 
considered as switched on (at on-state) with VDS = 1 V and VGS = 1 V, and it is 
at off-state with VDS = 1 V and VGS = 0 V.  The band diagrams for on-state 
(dashed lines) and off-state (solid lines) along horizontal [A-A’ in Fig. 2.2(a)] 
and vertical directions [B-B’ in Fig. 2.2(a)] are shown in Fig. 2.2 (c) and (d), 
respectively.  When 1 V gate voltage is applied, the conduction band (Ec) and 
valence band (Ev) in the channel bend down, enabling the band-to-band 
tunneling of electrons from p+ source to the channel.  An nMOSFET with the 
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same simulation parameters and dimensions as nTFET is also simulated; the 
nMOSFET has a source that is heavily n+ doped. 
 
2.2.3 Extraction of Gate Capacitances 
The 2D TCAD simulator can output spatial distributions of carrier 
concentrations.  The gate charge ( GQ ) can be obtained by integrating the 
charges over all the nodes (the total number of nodes is denoted as Gn ) within 
the gate region by  
  
i
iDAG ANpNnQ , (2.8) 
where DN  and AN  are concentrations for donors and acceptors, respectively, 
and n and p are concentrations for electrons and holes, respectively, and Ai is 
the area of node i, with i = 1, 2, 3 … Gn .  The simulator treats all impurities as 
being fully ionized.  The gate capacitances, gate-to-drain capacitance ( GDC ), 
gate-to-source capacitance ( GSC ), and total gate capacitance ( GGC ) were 
extracted by computing the change in GQ  with respect to a small change in a 
terminal voltage (5 mV) at each bias.  Specifically, GDC , GSC , and GGC  are 
extracted as 
GS VV
DGGD VQC , , (2.9) 
GD VV
SGGS VQC , , (2.10) 
DS VV
GGGG VQC , . (2.11) 
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For SOI device, GGC  is partitioned by GDC  and GSC  i.e. GSGDGG CCC  .  In 
addition, gate oxide capacitance OXC  is calculated as oxGoxOX TLC /0   , 
where 0  is vacuum permittivity and ox  is the relative permittivity of silicon 
oxide (SiO2). 
 
2.2.4 Capacitance-Voltage (C-V) Characteristics of TFET 
The extracted CGD and CGS in nTFET and nMOSFET with various VGS 
at VDS = 1 V are shown in Fig. 2.3(a).  It can be observed that for VDS = 1 V 
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Fig. 2.3. (a) CGD and CGS in nTFET and nMOSFET are extracted with various 
VGS at VDS = 1 V.  Compared with nMOSFET, the asymmetric partitioning of gate 
capacitances CGS and CGD is observed in an nTFET.  This is related to a key 
difference in inversion charge distribution in TFET and MOSFET.  The nMOSFET is 
not optimized and has a threshold voltage of -0.15 V.  (b) Under inversion bias (high 
VGS), the electron inversion layer is formed in the channel of nTFET, and it connects 
to the n+ drain.  (c) Under inversion bias (high VGS), the electron inversion layer is 
formed in the channel of nMOSFET.  The electron inversion layer connects to both n+ 
source and n+ drain. 
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while CGD in nTFET is much larger than CGS.  It should be noted that the 
nMOSFET is not optimized and has a threshold voltage of -0.15 V.  When 
sufficient VGS is applied, the inversion layer is formed in the channel, and the 
partitioning of CGG in a TFET is significantly different from that in a 
MOSFET.  This is fundamentally due to the difference in the inversion charge 
Qinv distribution between TFET and MOSFET, which is caused by their 
different device structures.  An nMOSFET has a symmetric n+-p-n+ structure.  
It is well known that when an nMOSFET operates in the linear region [VGS > 
0.9 V with VDS = 1 V in Fig. 2.3(a)], both source and drain regions are 
connected to the electron inversion layer as illustrated in Fig. 2.3(c), and gate 
capacitance is symmetrically partitioned between the source and the drain, 
leading to CGD ≈ CGS ≈ CGG/2.  In the saturation region [0 < VGS < 0.9 V with 
VDS = 1 V in Fig. 2.3(a)], CGS ≈ 2/3·CGG, and CGD ≈ 0 for a MOSFET.  On the 
other hand, an nTFET has an asymmetric p+-p-n+ structure.  When an nTFET 
is switched on, the electron inversion layer formed in the channel connects to 
the n+ drain as illustrated in Fig. 2.3(b).  The magnitudes of CGD and CGS are 
not equal, and CGD constitutes a larger fraction of total gate capacitance. 
 In order to have a clear view of how the inversion carriers distribute in 
TFET, the 2D distribution contours of electron concentration n are plotted for 
VGS = VDS = 0 V, VGS = 1 V with VDS = 0 V, and VGS = VDS = 1 V in Fig. 2.4.  
Comparing Fig. 2.4 (a) and (b), it can be observed that as VGS increases from 0  
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Fig. 2.4. Two-dimensional distribution contours of electron concentration n in 
the substrate of nTFET when (a) VGS = 0 V and VDS = 0 V, (b) VGS = 1 V and VDS = 0 
V, and (c) VGS = VDS = 1 V. 
 
V to 1 V, the electron inversion layer with high electron concentration (n = 
1×1020 cm
-3) is formed in the channel of nTFET.  Comparing Fig. 2.4 (b) and 
(c), it can be observed that as VDS increases from 0 V to 1 V with fixed high 
VGS (VGS = 1 V), the electron inversion layer pinches off at the source side 
[22]. 
A complete set of CGD and CGS in nTFET at various VGS and VDS is 
extracted, and CGD and CGS versus VGS are shown in Fig 2.5(a) and (b), 
respectively.  For low VDS, such as VDS = 0 V (white square in Fig. 2.5) or 0.2 
V (yellow triangle in Fig. 2.5), before inversion occurs [VGS = 0 V or negative 
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Fig. 2.5. (a) and (b) show CGD and CGS as functions of VGS with various VDS, 
respectively.  (c) CGD, CGS and CGG versus VGD, where VGD = VGS – VDS with and VS = 
0 V, at various biases in nTFET.  In comparison with CGS, CGD has a stronger 
dependence on VGD.  Fringing capacitance at gate sidewall was also captured in the 
simulation.  The height of the gate Tgate is 50 nm. 
 
 
in Fig. 2.5 (a) and (b)], CGD or CGS comprises parasitic capacitance 
components, therefore they have small magnitudes.  When electron inversion 
layer starts to form underneath the gate dielectric [VGS > 0 V for VDS = 0~0.2 V 
in Fig. 2.5 (a) and (b)], CGD increase and it is dominated by the inversion 
capacitance between gate and inversion layer CGD,inv.  To analysis full set of 
CGD and CGS at various VDS and VGS, a clear trend can be observed from the 
plots of CGD, CGS and CGG versus VGD in Fig. 2.5 (c).  At a fixed VDS, the 
inversion layer starts to form in the channel of TFET around where VGS > VDS, 
and therefore CGD increases with VGD [Fig. 2.5 (c)] due to the increase of 
CGD,inv with VGD.  This can also be observed in CGD - VGS plot along any curve 
with fixed VDS in Fig. 2.5 (a).  For a given VGS (VGS high enough to form 
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Fig. 2.6. Inversion layer length Linv extracted from TCAD simulation at 
various VGS and VDS.  Linv decreases with increasing VDS.  The arrows indicate the 
direction of increasing VDS from 0 V to 1 V in steps of 0.2 V. 
 
 
electron inversion layer), increasing VDS pinches the inversion layer off at the 
source side [22], leading to a reduction in CGD,inv or CGD with decreasing VGD 
[Fig. 2.5 (c)].  This can also be observed in Fig. 2.5 (a) along a vertical line 
from up to bottom.  On the contrary, inversion layer pinch-off occurs at the 
drain side in a MOSFET.  CGS versus VGS and CGS versus VGD are shown in 
Fig. 2.5(b) and (c), respectively.  CGS consists of parasitic capacitances.  It is 
smaller than CGD under inversion bias, and is less dependent on VGD.  CGS 
drops slightly with increasing VGD [Fig. 2.5(c)] due to the screening of gate-to-
source capacitive coupling by the inversion layer.  We extracted the length of 
inversion layer Linv, in nTFET, which is measured from the drain-channel 
junction to the point in the channel where the electron concentration in the 
inversion layer is equal to the channel doping concentration (1×1016 cm-3).  
Linv versus VGS is shown in Fig. 2.6, and it shows that Linv is controlled by VGD.  
Increasing VGD lengthens Linv until it saturates.  CGD,inv follows a similar trend. 
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2.3 TFET Gate Capacitance Components and Modeling 
2.3.1 Fringing Capacitance and Overlap Capacitance 
Based on the understanding of physical insight and the values of gate 
capacitance components from TCAD numerical simulation in Section 2.2.3, a 
TFET gate capacitance model is built [Fig. 2.7(a)].  The expressions used for 
the parasitic capacitances are similar to those of MOSFETs [89],[90].  We 
have  
invGDdovdifofGD CCCCC , , (2.12) 
sifofGS CCC  , (2.13) 






































Fig. 2.7. (a) Equivalent circuit used for compact modeling of gate capacitance 
components in a TFET.  CGD = Cof + Cdif + Cdov + Cgd,inv and CGS = Cof + Csif.  (b) 
Inversion layer length Linv extracted from TCAD simulation (diamonds) and from 
compact model (lines) at various VGS and VDS.  Linv decreases with increasing VDS.  
The arrows indicate direction of increasing VDS from 0 V to 1 V in steps of 0.2 V. 
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the drain overlap capacitance.  difC and sifC  are the inner fringing 
capacitances at the drain side and source side, respectively.  ofC  is given by 
[89] 
   oxgateoxof TTC /1ln/2 0   . (2.14) 
Cdov is given by Cox∙Ldov∙A(VGD) where Cox is the gate oxide capacitance in unit 
area, Ldov is the overlap length on the drain side, and A(VGD) is 1/(1 - λVGD) for 
VGD < Vth,inv and unity for VGD ≥ Vth,inv.  λ is set to be 0.3 in this work to 
achieve a good fit.  Vth,inv is the VGD at which inversion occurs, when VGD  ≥ 
Vth,inv, Linv > 0.  Cdif and Csif are given by [89],[90] 
















































































 , (2.17) 


















 , (2.18) 
where ΔLs and ΔLd are the extension length of p-type and n-type region into 
the channel, respectively, overlapping with the gate [Fig. 2.2(b)], and f is 
channel Fermi potential.  The source overlap capacitance is negligible in this 
TFET design.  The quantum capacitance CQ in Si is large (> 30  Cox in this 
study), and is therefore neglected.  It should be noted that CQ should be taken 
into account when it is comparable with Cox, e.g. in TFETs employing carbon 
nanotube or graphene [91],[92]. 
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2.3.2 Inversion Capacitance 
The inversion capacitance CGD,inv is obtained by differentiating Qinv 
























VAVLCQ ,  (2.13) 
where activeL is the effective gate length, 
'
bulkA  is body effect factor, and Vgsteff,cv 
and Vcveff are smoothening functions for (VGD – Vth,inv) and effective VDS, 
respectively [93].  The inversion charge Qinv is entirely partitioned to the drain 
to capture the charge distribution in the TFET. 


















































Fig. 2.8. CGD and CGS obtained from TCAD (diamonds) and from compact 
model (lines).  The arrows indicate direction of increasing VDS from 0 V to 1 V in 
steps of 0.2 V.  Good agreement between TCAD data and compact model is achieved. 
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The gate capacitance model achieves reasonably good agreement with 
TCAD numerical simulation as shown in Fig. 2.8.  All the components in the 
model are physical, and the model describes the dependence of CGD and CGS 
on terminal voltages very well. It should be noted the smoothening functions 
affect the shape of CGD curves, and may be further tweaked for better fitting. 
 
 
2.4 Reduction of Gate-to-Drain Capacitance 
CGD is the Miller capacitance of an nTFET, and its value is important 
for analysis of circuits containing TFETs.  Next, we investigate the impact of 
gate material on CGD.  CGD in nTFETs with metal gate and n
+ poly-Si gate are 
compared at VDS = 0 V and 1 V in Fig. 2.9.  CGD is dominated by 























ΦM = 4.05 eV
Poly-Si Gate
VDS = 1 V
VDS = 0 V
 
Fig. 2.9. TCAD simulated CGD/Cox for TFETs with gradual drain doping 
profiles and metal gate (solid squares) with work function of 4.05 eV or n+ poly-Si 
gate (open squares). Solid lines are for VDS = 1 V, and short dashed lines are for VDS = 
0 V.  TFET with poly-Si gate has a lower CGD than the one with metal gate in the 




inversion capacitance for high VGD (right portion of Fig. 2.9), and a TFET with 
poly-Si gate has a lower CGD than the one with metal gate due to additional 
depletion capacitance in poly-Si gate when high VGS is applied. 
To further improve the TFET switching speed, parasitic capacitances 
should be reduced.  The main parasitic capacitance components in a TFET 
with a gradual drain junction [structure (1) in Fig. 2.10] are the fringing 
capacitances (Csif, Cdif, Cof) and the overlap capacitance (Cdov).  By varying the 
position of the drain-channel junction with respect to the gate edge, e.g. by 
controlling the drain dopant profile, Cdov and Cof can be adjusted.  Two 
approaches for reducing parasitic capacitance are considered:  Use of abrupt 
drain doping [structure (2) in Fig. 2.10] and offset drain [structure (3) in Fig. 
2.10].  Before inversion occurs, i.e. at negative or low VGD, CGD is dominated 
by parasitic capacitances.  The parasitic capacitance components of CGD can 
be reduced by using an abrupt drain junction instead of a gradual drain 
junction as shown in Fig. 2.10. 
Shifting or offsetting the gradual drain profile with a doping gradient 
of 5 nm/decade by 20 nm, i.e. comparing structures in (1) and (3), can also 
give a significant reduction in parasitic capacitance.  However, it should be 
noted that the drain offset also increases the drain resistance and reduces Ion.  
A more detailed study of its effect on switching speed may be investigated in 
the future. 
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(1) Gradual Drain Junction
n+p+




(3) Gradual Drain Junction  
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Fig. 2.10. TCAD simulation results showing the difference in CGD/Cox for 
various TFET structures with metal gate: (1) TFET with gradual drain doping profile, 
(2) TFET with abrupt drain doping profile; (3) TFET with offset drain having a 
gradual doping profile.  Solid lines are for VDS = 1 V, and short dashed lines are for 
VDS = 0 V. 
 
 
In the on-state, reducing LG gives a smaller Linv and a smaller CGD,inv.  
When LG is reduced from 50 nm to 25 nm, CGD is significantly reduced in the 
inversion region without appreciable change in Ion, as shown in Fig. 2.11.  LG 
scaling for TFET should reduce the intrinsic delay τ Eq. (2.1)] in addition to 
circuit density. 
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Fig. 2.11. Comparison of simulated (a) CGD-VGS (solid symbols, left axis) and (b) 
IDS-VGS (open symbols, right axis) curves for TFETs with gate length of 50 nm 




The dependence of TFET gate capacitances on terminal voltages was 
studied using a physics-based TCAD simulator.  Different from MOSFET, 
when inversion layer is formed in the channel, the total gate capacitance CGG 
of TFET is asymmetrically partitioned into CGD and CGS, and this is a special 
feature of TFET and can be used to verify the TFET device structure in 
experimental work (to be discussed in Section 6.4.3).  CGD is much larger than 
CGS, and it is the dominating component of CGG.  The capacitance components 
in CGD and CGS are decoupled at various biases, and their impact on total gate 
capacitance was discussed.  The compact model of TFET gate capacitance was 
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developed, and good agreement with TCAD data was achieved.  CGD can be 
reduced through design optimization for the drain dopant profile, and by 




Chapter 3  
 
Tunneling Field-Effect Transistors with 




Tunneling field-effect transistors (TFETs) with sub-60 mV/decade 
subthreshold swing S have been demonstrated experimentally, but achieving 
on-state current Ion comparable with state-of-the-art complementary metal 
oxide semiconductor (CMOS) is challenging [45]-[74].  Research efforts have 
been devoted to improve Ion.  Ion in TFETs can be significantly enhanced by 
tuning the band alignment between the source and channel via bandgap 
engineering [16],[21],[30],[36],[48],[50],[53]-[55],[62]-[65].  With 
incorporation of small bandgap materials such as germanium and III-V 
compounds at the source side [64],[65], the formation of a well-designed 
heterojunction at the source-channel edge could reduce the tunneling barrier 
width and could therefore increase the band-to-band tunneling (BTBT) rate 
and Ion in TFETs as mentioned in Chapter 1.  In addition, by adopting the 
multi-gate device architecture and high-k metal gate stack, the BTBT rate in 
TFETs could be further increased by improving the electrostatic control of the 
gate over the channel [12],[15],[18],[57],[45]. 
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Geometry optimization of TFET has also been investigated through 
simulations [12]-[15],[18]-[21],[30],[32],[34]-[37],[39].  The spatial profile of 
the source, or the shape of the source in a TFET cross-section, can be designed 
or customized to affect the electric field distribution in the tunneling region, 
thereby enhancing Ion.  Designs, such as extended source structures, have been 
proposed [17],[56]. 
In this Chapter, we report a detailed simulation study of various 
designs of extended source structure in an n-channel double-gate (DG) TFET 
to enhance the drive current [94],[95].  The extended p+ source may comprise 
the same material as the body, such as Ge source in a Ge body TFET.  The 
extended source may also comprise a material different from the body, such as 
Ge source in a Si body TFET.  Different source shapes were investigated, and 
the device physics is discussed.  By employing an extended source structure 
(Fig. 3.1), the p+ source region extends into the middle of the body under the 
gate.  When the device is in on-state, high electric field ξ extends along the p+ 
junction edge and many short tunneling paths are formed, therefore boosting 
Ion.  The degree of on-state current enhancement depends on the shape of the 
extended source structure, which affects the distribution and magnitude of the 
high ξ-field at the source junction region. 
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3.2 Device Structure and Methodology 
Device simulation was performed using our in-house two-dimensional 
(2D) technology computer-aided design (TCAD) simulator which implements 
a physics-based non-local BTBT algorithm [84].  The algorithm automatically 
identifies the tunneling paths in a device structure using a 2D extension of 
Wentzel–Kramers–Brillouin (WKB) method [79]-[81].  The calculation of 
BTBT carrier generation rate (GBTBT) is based on the tunneling probability and 
carrier concentrations at the starting and ending nodes of the tunneling paths, 
and the generation rate is then captured in the current continuity equations.  
The current continuity and Poisson equations are self-consistently solved 
using the Newton’s iteration method.  The details of the algorithm 
implementation have been discussed in Chapter 2.  The algorithm is designed 
to be robust and the converged electrical results are checked for mesh grid 
independence [84]. 
The TFET structure investigated in this work is a double-gated p+-p--
n+ diode with an abrupt source-channel (p+-p-) junction.  The key parameters 
used are listed in Table 3.1. 
 
Table 3.1. Summary of device parameter values used in this simulation study. 
Parameters Values 
Source Doping  NA 1×10
20 cm-3  (n-type) 
Drain Doping ND 1×10
19 cm-3  (n-type) 
Body Doping Nbody 5×10
16 cm-3  (p-type) 
Gate Length  LG 50 nm 
Body Thickness Tbody 20 nm 
Gate Work Function ΦM 4.11 eV 
Equivalent Silicon Oxide 





For analysis of electrical characteristics, the off-state current Ioff is 
defined to be the drain current IDS at VDS = 0.7 V and VGS = 0 V while Ion is 
defined at VDS = VGS = 0.7 V.  The average subthreshold swing S (also denoted 
as ‘Average S’) is obtained from a section of the IDS-VGS curve where IDS 
varies from 10-12 A/µm to 10-6 A/µm. 
 
3.3 Simulation of TFETs with Extended Source 














































Fig. 3.1. Cross-sections of (a) control double-gate Ge TFET and (b) double-
gate Ge TFET with wedge-shaped extended source.  As indicated, Lextend is the 
distance the source region extends from the gate edge into the channel.  Ef_source refers 
to the Fermi level at source side.  Ec surface, Ev surface, and Ef_source plane for the 
devices in (a) and (b) are plotted in (c) and (d), respectively.  The energy band 





The structures of control Ge TFET and Ge TFET with wedge-shaped 
extended source are illustrated in Fig. 3.1(a) and (b), respectively.  In Fig. 
3.1(b), the amount of extension of the wedge-shaped source into the channel is 
denoted as Lextend.  By default, Lextend is set to be 10 nm.  The source is 
grounded.  In the on-state (VDS = VGS = 0.7 V), the 2D surface plots of energy 
band diagram are shown in Fig. 3.1(c) and (d) for the control Ge TFET and the 
Ge TFET with wedge-shaped extended source, respectively.  The source side 
Fermi level Ef_source is used as an energy reference, where energy E is 0 eV.  
Valence electrons below Ef_source in the source side are available for BTBT if 
the tunneling distance is short enough, e.g. much less than 20 nm. 
In the following discussion, the intercept between a constant energy 
plane (E plane) and the conduction band Ec surface is a curve denoted by 
Ec_front, and the intercept between the E plane and a valence band Ev surface is 
a curve denoted by Ev_front as shown in Fig. 3.1(c) and (d).  The separation 
between the Ec_front and Ev_front curves determines the tunneling distance on this 
E plane.  At an energy level E = Ef_source, the separation between Ec_front and 
Ev_front in the control Ge TFET [Fig. 3.1(a)] is generally larger than 5 nm 
except in the regions near the surface of the body where the dominant 
tunneling areas are found [Fig. 3.1(c)].  In the Ge TFET with wedge-shaped 
extended source [Fig. 3.1(b)], the tunneling distance in the middle of the body 
region is significantly reduced [Fig. 3.1(d)] as compared to that in the control 
device and the separation between Ec_front and Ev_front is generally closer.  As a 
result, it is expected that BTBT will be enhanced in the Ge TFET with wedge-
shaped extended source as compared with the control Ge TFET. 
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Fig. 3.2. Electric field ξ distribution near source-channel junction in (a) 
control Ge TFET and (b) Ge TFET with wedge-shaped extended source at VDS = VGS 
= 0.7 V.  In both devices, the electric field is highest at the source-channel junction 
near the gate edge, decreasing towards the middle of the body.  In the region where 5 
nm < y < 15 nm, the Ec = Ef_source curve is nearer to the Ev = Ef_source curve in the 
device with wedge-shaped extended source, indicating that tunneling path is 






































Region with high ξ-field 
and low GBTBT
Region with high ξ-field and low GBTBT
 
Fig. 3.3. BTBT generation rate contours and tunneling paths (VDS =VGS = 0.7 
V) are shown for (a) control Ge TFET and (b) Ge TFET with wedge-shaped extended 
source.  The tunneling paths plotted are the dominant tunneling paths that contribute 
to 40% of the total current, while other paths with small contributions are not shown.  
The gray lines indicate the source-channel edges.  In (b), Lextend = 10 nm. 
 
The distributions of ξ-field magnitude and GBTBT near the source-
channel junction in the on-state (VDS = VGS = 0.7 V) are compared in Fig. 3.2 
and Fig. 3.3, respectively.  Electric field directing from p- to p+ region 
determines the amount of band bending from the source to the channel.  When 
the band bending is larger than the Ge bandgap Eg,Ge within a small distance (a 
few nm), significant BTBT occurs.  In other words, the high GBTBT (more than 
1030 cm-3s-1) should appear only when the band bending or the integral of ξ-
 44 
field along a short tunneling path exceeds Eg,Ge.  In the control device, high ξ-
field above 1.5 MV/cm appears within a small region at the source-channel 
junction within 5 nm underneath the gates [Fig. 3.2(a)].  The tunneling paths 
are therefore located within 5 nm underneath the gates [Fig. 3.3(a)].  On the 
other hand, for the Ge TFET with wedge-shaped extended source, an 
extensive high ξ-field region is observed along source-channel edge as shown 
in Fig. 3.2(b).  As a result, dense and spatially distributed tunneling paths can 
be found in the high ξ-field region [Fig. 3.3(b)].  The high ξ-field region is 
distributed along p+-p- junction, leading to a larger region available for 
electrons to tunnel from source to channel.  The total tunneling current is 
therefore increased at the on-state for the Ge TFET with wedge-shaped 
extended source. 
It should be noted that in both devices, there are some regions with 
high ξ-field but low GBTBT, and such regions are typically located at the surface 
of channel near the gate edges (Fig. 3.3).  These are regions where the band 
bending is less than Eg,Ge and no tunneling paths exist, although ξ-field is high.  
From consideration of physics in BTBT, the existence of these spatial regions 
with high ξ-field but low GBTBT is expected.  However, they cannot be captured 
in earlier TCAD simulations based on the local Kane’s model [83].  The local 
Kane’s model treats the BTBT carrier generation rate as a function of local ξ-
field, and places the generated electron-hole pairs at each spatial point where 
the local generation rate was calculated.  This is not physically accurate since 

























































































































Fig. 3.4. For both control Ge TFET and Ge TFET with wedge-shaped 
extended source, the device bodies are each partitioned into 20 horizontal strips with 
equal width of 1 nm.  For each strip, the average current densities Jpi at source-
channel edge under various VGS bias are extracted.  The Jpi-VGS plots for control Ge 
TFET and Ge TFET with wedge-shaped extended source are shown in (a) and (b), 
respectively. 
 
To further investigate the electrical characteristics of the Ge TFET 
with wedge-shaped extended source compared with the control Ge TFET, the 
bodies of both devices are partitioned into many horizontal strips with equal 
width ∆w of 1 nm (Fig. 3.4).  In each strip, indexed by i, the average hole 
current density (Jpi) at the source-channel edge as a function of VGS in low VGS 
region (VGS < 0.16 V) is obtained.  Note that IDS = ∑i Jpi ∆w, where i = 1, 2, 
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3 …20.  As the device is symmetrical about a mirror line at y = 10 nm, only 
the strips in the top half of the device are considered, i.e. i = 1, 2, 3 … 10.  Jpi-
VGS curves for control Ge TFET and Ge TFET with wedge-shaped extended 
source are plotted in Fig. 3.4(a) and (b), respectively. 
We define VG0i as the VGS at which the point swing is a minimum (Smin) 
for a Jpi-VGS curve.  The distribution of VG0i and corresponding Smin for various 
strips in control Ge TFET and Ge TFET with wedge-shaped extended source 
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Fig. 3.5. (a) VG0i is defined as the VGS where minimum point S (Smin) is located 
for each Jpi.  The distribution of VG0i in Ge TFET with wedge-shaped extended source 
is tighter than that of the control device.  (b) Cumulative distributions of Smin for each 
Jpi in control Ge TFET and Ge TFET with wedge-shaped extended source are 
compared.  Smin in Ge TFET with wedge-shaped extended source is more uniform 
than that of the control device. 
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standard derivation of VG0i in Ge TFET with wedge-shaped extended source is 
smaller [Fig. 3.5(a)], indicating that current densities in many of the strips rise 
sharply at around the same VGS.  In addition, the values of Smin for each strip 
are almost the same for the Ge TFET with wedge-shaped source, as shown by 
the cumulative plot of Smin in Fig. 3.5(b).  From Fig. 3.4 and 3.5, it is observed 
that the current density along source-channel edge is more uniform in the Ge 
TFET with wedge-shaped extended source, and its components (Jpi) rise in a 
more concerted manner as VGS increases, as compared with the control device.  
This is due to the improved uniformity of ξ-field at source-channel junction, 
and BTBT therefore occurs uniformly at almost the same VGS in the TFET 
with wedge-shaped extended source [Fig. 3.2(b)].  As a result, the extended 
source design improves the subthreshold swing. 
Fig. 3.6 reveals the impact of the extended source design on IDS-VGS 
characteristics.  Ion is increased, and S is reduced slightly with adoption of the  
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Fig. 3.6. IDS-VGS curves for Ge TFET with wedge-shaped extended source 
(solid lines) and control Ge TFET (dashed lines). 
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Fig. 3.7. Comparison of IDS-VGS characteristics of wedge-source Ge TFETs 




extended source structure.  Ioff is not substantially affected.  The impact of 
varying Lextend on IDS-VGS characteristics of Ge TFET with wedge-shaped 
extended source is investigated next. 
A set of IDS-VGS curves for TFETs with Lextend of 5, 10, and 15 nm is 
shown in Fig. 3.7.  It is observed that all TFETs with wedge-shaped source 
show higher Ion and steeper S as compared to the control TFETs, with Ioff being 
unchanged.  The larger tunneling area introduced by the extended or wedge-
shaped source increases the volume-integrated tunneling rate, leading to 
higher Ion as compared with the control TFET.  The variation of Ion and 
average swing aveS  with Lextend is illustrated in Fig. 3.8, showing that 
increasing Lextend improves both Ion and aveS . 
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Fig. 3.8. (a) Ion and Ion/Ioff are improved as Lextend increases (from 0 to15 nm) in 
Ge TFET with wedge-shaped extended source.  (b) Average swing aveS  is reduced as 
Lextend increases (from 0 to 15 nm) in Ge TFET with wedge-shaped extended source.  
aveS is the average subthreshold swing obtained from a section of the IDS-VGS curve 
where IDS varies from 10-12 A/µm to 10-6 A/µm. 
 
 
3.3.2 TFETs with Wedge-Shaped Ge Source and Si Body 
The Ge-Si heterojunction has been investigated as a source-channel 
junction in TFETs [14],[53],[55],[27].  In this Section, the Ge-Si 
heterojunction is employed in TFETs with an extended-source design, and the 
device performance is evaluated.  Fig. 3.9(a) shows the structure of a TFET 
with wedge-shaped Ge source and Si body, which will be used in the 
following simulation study. 
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Along A-A’: Along A-A’:
 
Fig. 3.9. (a) The schematic of double-gate TFET with Ge wedge-shaped 
source and Si body.  Along the surface cutline (A-A’) near source-channel interface, 
the doping profile and hole concentration are shown in (b), while the band diagrams 
of Ge-Si heterojunction are shown in (c) at VDS = 0.7 V and VGS = 0 V.  The large 
valence band offset (Ev_offset) at the Ge-Si heterojunction improves the off state 
leakage.  The conduction band offset (Ec_offset) reduces the band-to-band tunneling 
width, leading to Ion enhancement. 
 
The device parameters are the same as the ones in Table 3.1 except the 
gate work function, which was adjusted so that IDS rises at the same VGS as the 
all-Ge TFET with extended source in the previous Section.  The profiles of 
acceptor doping concentration NA and hole concentration near the source-
channel edge (along A-A’) in Fig. 3.9(b) illustrate the box-like abrupt source 
junction.  The energy band alignment between p+ Ge and p- Si is shown in Fig. 
3.9(c).  Between Ge and Si, the valence band offset Ev_offset is ~0.5 eV and the 
conduction band offset Ec_offset is 0.05 eV. 
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Fig. 3.10. For TFETs designed with wedge-shaped extended source (Lextend = 10 
nm), IDS-VGS characteristics are compared with those of all-Ge TFET and TFET with 
Ge source and Si body (Ge-Si TFET).  The gate work function (ΦM) used in Ge-Si 
TFET was adjusted so that the devices roughly turn on at the same VGS.  Therefore, 
ΦM = 4.3 eV is used for the Ge-Si TFET in this plot.  By employing Ge-Si 
heterojunction, Ion and Ion/Ioff ratio are enhanced and aveS  is reduced. 
TFET with wedge-shaped Ge source and Si body was simulated and 
shown in Fig. 3.10 (gray dash-dot line).  The tunneling current in a TFET with 
Ge source and Si body is higher than that in an all-Ge TFET at on-state.  This 
is related to the band bending or ξ-field at the Ge-Si heterojunction.  At a fixed 
VGS and VDS, Ec in TFET with Ge source and Si body bends more in the 
channel region adjacent to the source as compared with that in all-Ge TFETs 
(Ec_all-Ge) [Fig. 3.9 (c)].  This is mainly due to the additional Ec_offset (0.05 eV) 
at Ge-Si interface as well as the smaller permittivity of Si channel compared 
with Ge channel.  Therefore, the electron tunneling barrier width at the Ge-Si 
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heterojunction is smaller than that in the all-Ge source-channel junction, 
leading to a higher Ion in TFET with Ge source and Si body [27]. 
For a fairer comparison, the gate work function (ΦM) used in the TFET 
with Ge source and Si body was adjusted so that turn-on behavior of the IDS-
VGS curve roughly matches that of the all-Ge TFET.  We define Vonset to be the 
maximum gate voltage in the off-state leakage floor region of the IDS-VGS 
curve, i.e. the onset of VGS where IDS starts to rise.  Vonset for the devices are 
matched in Fig. 3.10.  The TFET with wedge-shaped Ge source and Si body 
has an adjusted ΦM of 4.3 eV.  In all the following Ge-Si TFET simulations, 
device parameters are the same as the ones in Table 3.1 except that ΦM = 4.3 
eV was used.  By incorporating the Ge-Si heterojunction as the source-channel 
junction in TFET with extended source, Ioff is reduced about 2 orders of 
magnitude as compared with the all-Ge TFET (Fig. 3.10), and is in the same 
order of magnitude as the Ioff in an all-Si TFET.  The Ioff reduction is related to 
the large band gap of Si in the channel and in the drain, which effectively 
suppresses both drain-side BTBT and the thermal carrier generation in the 
subthreshold regime.   
Fig. 3.11 shows a set of IDS-VGS curves for TFETs with Si body and Ge 
source having Lextend of 5, 10, and 15 nm.  It is observed that Ion increases with 
increasing Lextend.  The enhancement of Ion with Lextend in TFETs with Ge 
source and Si body is more pronounced than that in all-Ge TFETs.  Up to 93% 
Ion enhancement (ΔIon) can be achieved by increasing Lextend from 0 to 15 nm.  
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Fig. 3.11. Ion in TFET with Ge wedge-shaped source and Si body is improved 
as Lextend increases from 0 to 15 nm in step of 5 nm.  Ion enhancement due to the 
source extension is more obvious in Ge-Si TFET than in all-Ge TFET.  For Lextend = 
15 nm, Ion increases by 93% in Ge-Si TFET, while ∆Ion is 72% in all-Ge TFET. 
 
 
It should be noted that, in reality, the strain is introduced at Ge-Si 
heterojunction, which is not considered in this simulation.  Even higher Ion is 
expected if the strain effect at the Ge-Si interface is taken into account.  This is 
because the strain splits conduction and valence bands, and causes a smaller 
energy difference between Ev in Ge and Ec in Si.  This leads to a smaller 
























Fig. 3.12. Inllustration of band diagrams of Ge-Si heterojunction as source-
channel junction in a TFET.  Strain-free Ge-Si band alignment is inllustared in (a).  
The band digram shown in (b) takes stain effect into account.  The compressive strain 
in Ge splits Ev into light hole (LH), heavy hole (HH), and spin-orbit split-off bands, 
and the tensile strain in Si splits Ec into Δ2 and Δ4, causing the reduction in BTBT 
barrier and leading to higher Ion of TFET. 
 
 
3.4 Analysis of Extended Source with Different Shapes 
 
Besides the wedge-shaped source, another two types of extended 
source structures, namely arc-shaped and squarish shaped extended sources, 
are also investigated.  Fig. 3.13 illustrates the structures of DG TFET with Si 
body and different shapes of Ge extended source.  The corresponding IDS-VGS 































































Fig. 3.13. Band-to-band generation rate contours are plotted for Ge-Si TFETs 
with three different shapes of extended Ge source with Lextend = 10 nm: (a) arc-shape, 
(b) wedge-shape, and (c) squarish-shape, in the on-state (VDS = VGS = 0.7 V).  The 
location of BTBT depends on the shape of the extended sources, and therefore device 
performance is affected. 
 
A TFET with Si body and arc-shaped Ge source can be realized 
experimentally by a recess etch at the source side followed by an epitaxial 
growth of Ge with in situ p+ doping.  As compared with Ge-Si TFETs with 
other source shapes, it has a smaller Ion enhancement over the control.  In a 
TFET with Si body and arc-shaped Ge source, the p+ source region only 
extends slightly into the channel region, and the source-channel region with 
high ξ-field is not substantially expanded as compared with the control device.  
The increase in the tunneling area is small as observed in Fig. 3.13(a).  This 
explains the small improvement in Ion (Fig. 3.14).   
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Fig. 3.14. IDS-VGS characteristics of TFETs with Si body and three different 
shapes of Ge extended sources: arc-shape, wedge-shape and squarish-shape.  The 
shape of Ge extended source has an impact on device output characteristics. 
 
 
In a TFET with Si body and wedge-shaped Ge source, which extends 
further into the middle of the body or channel region as compared with the 
arc-shaped source, a more substantial enhancement in Ion and S can be 
observed (Fig. 3.14 and 3.15).  The wedge-shaped source structure can be 
realized by an advanced etch technique to form an Σ-shaped recess, followed 
by selective epitaxy of the source material.  This source recess etch and 
epitaxy process have been developed for p-channel MOSFETs [96],[97].  
Among the three source designs considered in Fig. 3.13, TFET with Si body 















































Fig. 3.15. Summary of Ion enhancement and aveS reduction in TFETs with Si 
body and three different shapes of Ge extended sources: arc-shape, wedge-shape and 
squarish-shape.  Among the three devices, TFET with Si body and squarish Ge source 
has highest Ion (~0.8 mA/µm) and the smallest aveS .  aveS is the average subthreshold 
swing obtained from a section of the IDS-VGS curve where IDS varies from 10-12 A/µm 
to 10-6 A/µm. 
 
The squarish Ge extended source design features a source-channel 
heterojunction that is parallel to the gate dielectric interface.  This leads to a 
large region with high ξ-field that is very uniformly distributed.  In addition, 
the corners in the squarish source structure also lead to high ξ-field and 
contribute to the large tunneling current.  The TFET with Si body and squarish 
Ge extended source gives a drive current of more than 0.8 mA/µm at VDS = 





The impact of extended source structures in DG all-Ge and Ge-Si 
TFETs were investigated in detail using a 2D TCAD simulation tool.  In the 
on-state, extended source structures increase the tunneling area, increase the 
total band-to-band generation current and boost Ion.  In addition, an extended 
source structure also improves S slightly, due to the better uniformity of the 
high ξ-field at the source-channel junction.  For TFET with Si body and Ge 
extended source, device performance is further improved in terms of Ion and S.  
The larger the Lextend, the larger the improvement in Ion and S.  Three different 
extended source shapes were investigated: wedge-shape, arc-shape and 
squarish shape.  TFET with squarish Ge source and Si body outperformed the 
other designs studied in this work, giving a drive current of more than 0.8 
mA/µm at VDS = VGS = 0.7 V and an Ion/Ioff ratio of around 11 orders of 
magnitude.  The extended source design is effective in boosting Ion of TFET, 
and it could also be applied in multi-gate TFETs with other channel materials 




Simulation Study on Germanium-Tin N-




Tunneling field-effect transistors (TFETs) with subthreshold swing (S) 
below 60 mV/decade have been demonstrated experimentally [48]-
[51],[53],[56],[61], but achieving on-state current Ion comparable with that of 
state-of-the-art high-performance complementary metal-oxide semiconductor 
(CMOS) is challenging.  There have been many research efforts directed at 
improving Ion of TFETs, and one effective approach employs bandgap 
engineering.  Materials with smaller bandgaps, such as germanium (Ge), 
indium gallium arsenide (InGaAs) and indium arsenide (InAs), have been used 
in the tunneling regions of TFETs to boost Ion [49], [54],[63]-[65], [67] ,[69]-
[71].  In addition, direct BTBT is preferred for TFET operation, as tunneling 
of electrons from valence band (Ev) to conduction band at Γ-point (Ec,Γ) 
without a change in momentum gives rise to a higher Ion than indirect BTBT 
[38],[98],[99].  Therefore, a direct bandgap material is desired for use in TFET 
device design.   
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Besides III-V compound semiconductors, germanium-tin alloy (Ge1-
xSnx) has emerged as a promising material to realize a direct and small 
bandgap through tuning the Sn composition x [100]-[119].  Moreover, as a 
group IV material, Ge1-xSnx may be more process compatible or more easily 
integrated with silicon-based CMOS technology as compared to III-V 
compound semiconductors.  These considerations make Ge1-xSnx an attractive 
material for TFET device design. 
In this work, the device physics of Ge1-xSnx n-channel TFETs with x 
varying from 0 to 0.2 is investigated.  Based on electronic band structures 
calculated by non-local Empirical Pseudopotential Method (EPM), the BTBT 
related material parameters of Ge1-xSnx alloys are obtained.  Two-dimensional 
(2D) technology computer-aided design (TCAD) simulation study on Ge1-xSnx 
TFET is also performed for the first time.  The objective is to examine the 
potential of high quality Ge1-xSnx with high Sn composition, which may be 
realized in the future, for application in TFETs.  Both the direct BTBT from Ev 
to Ec,Γ and the indirect BTBT from Ev to conduction band at L-point (Ec,L) are 
calculated, which are denoted by “direct Γ - Γ BTBT” and “indirect Γ - L 
BTBT,” respectively.  Simulation results show that by employing Ge1-xSnx in 
TFETs, an enhancement in drive current and S, as compared with Ge TFET, 
can be achieved. 
 
4.2 Extraction and Calculation of Material Parameters 
The band structures of Ge1-xSnx alloys have been studied both 
theoretically [100]-[106] and experimentally [107]-[119], and the transistor 












































         






























Fig. 4.1. (a) Composition dependence of Ge1-xSnx bandgap at Γ-valley (Eg,Γ) 
and L-valley (Eg,L) for Ge1-xSnx alloy.  Symbols are experimental data and the lines 
are obtained from EPM calculations. For Ge1-xSnx alloys with Sn composition x below 
0.11, the conduction band minimum is at L-point, and the alloy is an indirect bandgap 
material.  For x higher than 0.11, Ge1-xSnx is a direct bandgap material since the 
conduction band minimum is located at Γ-point.  (b) Full band E-k dispersion for Ge 
and Ge0.89Sn0.11.  As Sn composition increases, Ge1-xSnx alloy transits from indirect to 
direct bandgap at around x = 0.11.  The differences in bandgaps at Γ-point and L-
point are highlighted as ΔEg,Γ and ΔEg,L. 
 
compositional dependence of bandgaps at Γ and L-point, denoted as Eg,Γ and 
Eg,L, respectively, is shown in Fig. 4.1(a).  The crossover from indirect-to-
direct bandgap occurs at x = 0.06 ~ 0.11 [116]-[119].  In this work, the 
crossover from indirect bandgap is assumed to be at x = 0.11 according to Ref. 
[118].  Based on the values of Eg,L and Eg,Γ from Ref. [118], the form factors 
used in non-local-EPM [124] were adjusted to reproduce the full band 
structures of Ge1-xSnx.  The details of the calibration and the EPM calculation 
are documented in Ref. [125].  Due to the introduction of Sn, Eg,Γ and Eg,L of 
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Ge1-xSnx decrease as Sn composition increases [See Fig. 4.1(a)].  By varying x 
from 0 to 0.2, the bandgap reduction at Γ-point (ΔEg,Γ) is more pronounced 
than that at L-point (ΔEg,L), causing Ge1-xSnx alloy to become a direct bandgap 
material when x is 0.11 or larger.  This can be observed from a comparison 
between the full band structures of Ge and Ge0.89Sn0.11, as shown in Fig. 4.1(b). 
In order to perform a simulation of the electrical characteristics of 
Ge1-xSnx TFETs, material parameters of Ge1-xSnx such as density-of-states 
(DOS) effective masses of electrons and holes, intrinsic carrier concentrations, 
and tunneling reduced masses are needed.  These parameters can be calculated 
based on the effective masses extracted from the full band energy-momentum 
(E-k) plots obtained by EPM [125]. 
The electron effective masses (transverse effective mass 
*
,tem  and 
longitudinal effective mass 
*
,lem  in L-valley, isotropic effective mass 
*
,em  in Γ-
valley) and hole effective masses (heavy hole effective mass 
*
hhm  and light 
hole effective mass 
*
lhm ) are extracted directly from the band edges using a 
parabolic line fit.  The electron DOS effective masses at Γ-valley and L-valley 
(
*
,DOSm  and 
*




,   eDOS mm  and 
   
2 3 1 3
* 2 3 * *
, , ,4DOS L e t e lm m m .  The values of 
*
,DOSm  and 
*
,LDOSm  for Ge1-xSnx 
with x ranging from 0 to 0.2 are presented in Fig. 4.2(a).  
*
,DOSm  becomes 
smaller with Sn composition x,while 
*
,LDOSm  shows negligible dependence on 
Sn composition.  For valence band, Luttinger parameters 1 , 2 , and 3  are 
also fitted from full band E-k by EPM [125].  The hole DOS effective mass 
*
,hDOSm  is calculated based on spherical averaged heavy hole (
*
HHm ) and light 
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hole ( *LHm ) effective masses as     
3/22/3*2/3**
, LHHHhDOS mmm  , where 
   110
* 1/






 mmLH  with 123 5/)46(    
[126].  
The intrinsic carrier concentration in  is given by 




















,, , (4.1) 
where Ei is intrinsic Fermi level, LCN ,  is the effective density of states for 
electrons in L -valley with 
* 2 3 2
, ,2(2 / )C L DOS LN m kT h  , ,CN  is the effective 
density of states for electrons in Γ -valley with 
* 2 3 2
, ,2(2 / )C DOSN m kT h   , 
VN  is the effective density of states for holes in valence band with 
* 2 3 2
,2(2 / )V DOS hN m kT h  , k is the Boltzmann constant, T is temperature in 
degrees Kelvin, and h is the Planck’s constant.  Therefore, ni can be rewritten 
as  






























The ratio of the electron concentration Ln at the L-valley to the 
electron concentration n at the Γ-valley in Ge1-xSnx alloy is therefore: 














































The values of ni and the ratio /Ln n  at various Sn compositions are 
shown in Fig. 4.2(a) and (b), respectively.  The increase of ni with x is mainly 
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due to the decrease of Eg,L and Eg,Γ with increasing Sn composition.  It should 
be noted that the electron population at L-valley is a few orders of magnitude 
larger than that at Γ-valley for 0 ≤ x ≤ 0.2.  The larger electron population at L-
valley is due to the larger DOS electron effective mass.  The electron 
occupation ratio /Ln n  decreases as x increases, which is consistent with Ref. 
[106]. 
The tunneling reduced mass 
*
rm is an important material parameter in 
the calculation of BTBT current.  For Ge1-xSnx TFET, both direct Γ - Γ and 
indirect Γ - L BTBT current components need to be calculated.  Direct 
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Fig. 4.2. (a) The DOS electron effective mass in the L-valley (
*
,LDOSm ) is 
larger than the one in the Γ-valley (
*
,DOSm ) for Ge1-xSnx alloys with various x.  (b) 
The intrinsic carrier concentration and electron occupation ratio versus Sn 
composition.  For Ge1-xSnx with x > 0.11, although the conduction band minimum at 




tunneling reduced mass 
*
,rm  and indirect tunneling reduced mass 
*
,Lrm  are 
obtained using [18],[38],[83]  
                                          **,**,*, / lhelher mmmmm   , (4.4) 
and 
                                          **,**,*, / lhtelhteLr mmmmm  , (4.5) 
respectively.  The dependence of 
*
,rm  and 
*
,Lrm on Sn composition is shown in 
Fig. 4.3.  
*
,rm  is smaller than 
*
,Lrm  at the same Sn composition.  As discussed 
later, this contributes to a larger probability of direct Γ - Γ BTBT as compared 
with indirect Γ - L BTBT.  It is also found that both 
*
,rm  and 
*
,Lrm  decrease 
with increasing Sn composition.   





































Fig. 4.3. Tunneling reduced masses for Γ- Γ BTBT (
*
,rm ) and Γ - L BTBT 
(
*





Table 4.1. Summary of material parameters used in TCAD simulation. 
Sn  

































0.00 0.660 0.800 16.00 5.330 0.600 0.041 0.370 0.0224 0.0316 
0.05 0.573 0.648 16.40 5.352 0.598 0.036 0.366 0.0191 0.0282 
0.08 0.524 0.561 16.64 5.365 0.598 0.032 0.361 0.0172 0.0261 
0.11 0.477 0.477 16.88 5.377 0.597 0.029 0.358 0.0152 0.0239 
0.14 0.433 0.397 17.12 5.391 0.596 0.025 0.356 0.0132 0.0214 
0.17 0.390 0.318 17.36 5.404 0.597 0.021 0.351 0.0111 0.0186 
0.20 0.351 0.247 17.60 5.417 0.596 0.017 0.349 0.0091 0.0157 
 
 
 Other material parameters such as relative permittivity and mass 
density, are calculated by linear interpolation between the values of Ge and Sn.  
The electron affinity of Ge1-xSnx is assumed to be 4.05 eV.  The Ge1-xSnx 
material parameters used in this work are summarized in Table 3.1. 
 
 
4.3 Simulation Methodology 
The simulation of Ge1-xSnx TFETs was performed using our in-house 
2D-TCAD simulator which implements a physics-based non-local BTBT 
algorithm [84].  The algorithm automatically identifies the tunneling paths 
using a 2D extension of Wentzel–Kramers–Brillouin method [79]-[81], and 
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the tunneling probability along each path is obtained by integration.  The 
calculation of BTBT carrier generation rate is based on the tunneling 
probability, and the electron concentration at the starting nodes and the 
concentration of empty states at the ending nodes of the tunneling paths.  The 
generation rate is then captured in the current continuity equation.  The current 
continuity and Poisson equations are self-consistently solved using Newton’s 
iteration method.  The algorithm is designed to be robust, and the converged 
electrical results have been shown to be mesh grid independent [84].    During 
the TCAD device simulation, both direct Γ - Γ BTBT and indirect Γ - L BTBT 
were considered simultaneously.  
The direct Γ - Γ BTBT generation rate ( dirBTBTG  ) is obtained by an 
integration in energy scale of the BTBT generation rate for all the tunneling 
paths.  The generation rate contributed by each tunneling path is calculated 
based on the direct tunneling probability ( dirTunnelT ) and carrier concentrations at 
the starting and ending nodes of the tunneling path [84]:  
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 , (4.7) 
where E is carrier energy, Wp is the width of tunnel path, vp is the hole 
concentration at the starting node of tunneling at E = Ev at source side, cn is 
the electron concentration at the ending node at  ,cEE  in the channel region, 
κ is the imaginary part of the electron wave vector in the forbidden bandgap, 
and   ErU  is the barrier height at position r.  The integration in Eq. (4.6) is 
performed from the minimum Ec,Г (Ec,Гmin) to the maximum Ev (Ev,max). 
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The indirect Γ - L BTBT is a phonon-assisted tunneling process, 
which involves a change in carrier momentum from Γ-point to L-point.  The 
indirect BTBT process has to involve phonon for momentum conservation, 
and the BTBT generation rate is reduced by an attenuating pre-factor [99].  
The attenuating pre-factor αph is used to capture the reduction in BTBT 
generation rate due to the phonon scattering effect.  In this work, we take the 
ratio of direct BTBT generation rate to indirect BTBT generation rate from 
Kane’s model to obtain αph [38],[127]:  
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where mass density ρ and acoustic phonon energy εTA are calculated by linear 
interpolation between Ge and Sn, NTA is phonon occupation number and 
expressed as 1/ ( 1)TA kTe  , DTA is constant deformation potential, and the 
value for Ge, 8 × 10-9 eV/m, is used [38], q is the charge of an electron, and ξ 
is average electric field over the length of the tunneling path.  Note that only 
transverse acoustic phonons are taken into account since they contribute most 
in the phonon-assisted BTBT due to their highest occupation number and the 
smallest phonon energy [38],[128].  
Therefore, indBTBTG  is calculated using  
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where indtunnelT  is the indirect tunneling probability.  The integration in Eq. (4.9) 





2 orders of magnitude lower than dirBTBTG for electric field in the order of a few 
MV/cm, which agrees with previous simulation work [29],[38]. 
 The device structure and key parameters of the simulated double-gate 
(DG) Ge1-xSnx (001) n-channel TFET are shown in Fig. 4.4(a).  It should be 
noted that the quantum confinement is not taken into account due to the 
constraint of our simulator.  In this work, a body thickness larger than the 
Bohr radius of Ge was used, and quantum effects may be neglected. 
 It should be noted the state-of-the-art Ge1-xSnx material with high Sn 
concentration (e.g. x > 0.10) is not defect-free at present.  Further 
improvements in growth technology and material quality may be expected in 
the future.  The GeSn material in this work is assumed to be free of bulk 
defects or traps.  Thus, trap-assisted tunneling is not considered in the device 
simulation, and we are effectively examining the upper bound of the electrical 
performance of Ge1-xSnx TFETs.  In the presence of traps, the off-state leakage 
current and subthreshold swing would be substantially higher due to trap-
assisted tunneling. 
 
4.4 Analysis and Discussion 
4.4.1 Ge1-xSnx TFET with High and Low Sn Composition 
Device simulation of Ge1-xSnx TFET with various Sn compositions was 
performed using the device structure shown in Fig. 4.4(a).  Ge1-xSnx TFETs 
with Sn composition of 0.05 and 0.14 are studied, which represent the cases of 
using indirect and direct bandgap materials, respectively.  Fig. 4.4(b) and (c)
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Fig. 4.4. (a) Schematic showing device structure of DG Ge1-xSnx TFET.  (b) 
Band diagram near the surface along X-axis of Ge0.95Sn0.05 TFET at VGS = VDS = 0.3 V.  
Since Ec,L is lower than Ec,Γ, the tunneling distance from Ev at the source side to Ec,L in 
the channel 
ind
Tw  (denoted by gray arrow) is shorter than  that from Ev at the source 
side to Ec,Γ in the channel 
dir
Tw  (denoted by black arrow).  (c) Band diagram near the 
surface along X-axis of Ge0.86Sn0.14 TFET at VGS = VDS = 0.3 V.  Since Ec,Γ is lower 
than Ec,L, 
dir





show the band diagrams of Ge0.95Sn0.05 and Ge0.86Sn0.14 TFETs near the 
surface along X-axis at VGS = VDS = 0.3 V.  For Ge0.95Sn0.05 TFET, Ec,L is lower 
than Ec,Γ, and the tunneling distance from Ev at the source side to Ec,L in the 
channel indTw is shorter than that from Ev at the source side to Ec,Γ in the 
channel dirTw .  On the other hand, for Ge0.86Sn0.14 TFET, Ec,Γ is lower than Ec,L, 




Figs. 4.5 and 4.6 show the spatial distribution of indBTBTG , 
dir
BTBTG , and 
total generation BTBT rate 
tot
BTBTG  for Ge0.95Sn0.05 and Ge0.86Sn0.14 TFETs, 
respectively, at VGS = VDS = 0.3 V.  
tot
BTBTG  is extracted when both direct and 
indirect BTBT models are turned on.  For Ge0.95Sn0.05 TFET, the contour plots 
of indBTBTG  and 
dir
BTBTG  are shown in Fig. 4.5(a) and (b), respectively.  By 
comparing Fig. 4.5(a) and (b), we observe that the magnitude of dirBTBTG is larger 
than indBTBTG  due to the higher tunneling probability of direct Γ - Γ BTBT.  
tot
BTBTG  equals to the sum of the indirect Γ - L (
ind
BTBTG ) and direct Γ - Γ BTBT 
( dirBTBTG ) components [Fig. 4.5(c)].  It is found that 
dir




BTBTG  at the given bias.  Fig. 4.6(a) and (b) show the 
ind
BTBTG  and 
dir
BTBTG , respectively, for Ge0.86Sn0.14 TFET.  Ge0.86Sn0.14 is direct bandgap 
material with Ec,Γ lower than Ec,L.  
tot
BTBTG  is dominated by Γ - Γ BTBT 
component for Ge0.86Sn0.14 TFET [Fig. 4.6(c)], which is the same as the case 
of Ge0.95Sn0.05 TFET.  Comparing Fig. 4.5(c) and Fig. 4.6(c), we can observe 
that under the same bias condition, the magnitude of 
tot
BTBTG  for Ge0.86Sn0.14 
TFET is larger than that for Ge0.95Sn0.05 TFET.  This is mainly due to the 


























































































































































































Fig. 4.5. Spatial distributions of (a) 
ind
BTBTG  , (b) 
dir
BTBTG  and (c) 
tot
BTBTG for 
Ge0.95Sn0.05 TFET at VGS = VDS = 0.3 V.  As the double-gate device is symmetrical 























































































































































































Fig. 4.6. Spatial distributions of (a) 
ind
BTBTG , (b) 
dir
BTBTG and (c) 
tot
BTBTG  for 
Ge0.86Sn0.14 TFET at VGS = VDS = 0.3 V.  As the double-gate device is symmetrical 
about a mirror line at Y = 12.5 nm, only the upper half body (0 < Y < 12.5nm) is 
shown.  The magnitude of 
tot
BTBTG  for Ge0.86Sn0.14 TFET is larger than that for 
Ge0.95Sn0.05 TFET shown in Fig. 4.5(c). 
 
4.4.2 Electrical Charateristics of GeSn TFET 
The simulated IDS - VGS curves for Ge0.95Sn0.05 and Ge0.86Sn0.14 TFETs 
with direct Γ - Γ and indirect Γ - L tunneling current components are plotted in 
Fig. 4.7.  For Ge0.95Sn0.05 TFET, the voltage Vonset_ind at which the onset of 
indirect Γ - L BTBT occurs is lower than the voltage Vonset_dir at which the 
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onset of direct Γ - Γ BTBT occurs as shown in Fig. 4.7(a).  This is due to the 
smaller value of Eg,L as compared with Eg,Γ.  Therefore, indirect BTBT current 
dominates the total current for Vonset_ind < VGS < Vonset_dir.  For VGS > Vonset_dir, 
both indirect and direct BTBT take place, and the direct Γ - Γ BTBT 
dominates the total current due to dirBTBTG being larger than 
ind
BTBTG .  On the other 
hand, for Ge0.86Sn0.14 TFET [Fig. 4.7(b)], Ec,Γ is lower than Ec,L, Vonset_dir is 
lower than Vonset_ind, and the direct BTBT dominates the total tunneling current 
for VGS > Vonset_dir.   
(a) (b)
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Fig. 4.7. (a) Simulated IDS - VGS for Ge0.95Sn0.05 TFET.  Vonset_ind is lower than 
Vonset_dir since Eg,L is smaller than Eg,Γ.  As VGS is larger than Vonset_ind, BTBT from EV 
at source side to Ec,L occurs. However, at VGS > Vonset_dir, BTBT from Ev to Ec,Γ 
dominates the tunneling current. (b) Simulated IDS - VGS for Ge0.86Sn0.14 TFET.  
Vonset_dir is lower than Vonset_ind since Eg,Γ is smaller than Eg,L.  As VGS > Vonset_dir, BTBT 






For Ge1-xSnx TFETs with both direct and indirect EG, simulations 
indicate that the direct Γ - Γ BTBT contributes more to the total drive current 
once it occurs (VGS >Vonset_dir) due to the larger value of 
dir
BTBTG  in direct Γ - Γ 
BTBT compared with 
ind
BTBTG  in indirect Γ - L BTBT.  This is due to the higher 
tunneling probability for direct BTBT than indirect BTBT.  
 
Fig. 4.8 shows the IDS - VGS characteristics of Ge1-xSnx TFETs with x 
ranging from 0 to 0.2.  The drive current of Ge1-xSnx TFETs increases with Sn 
composition at a fixed VGS.  The VGS at which the tunneling current rises 
steeply in Fig. 4.8 reduces  






































 = 0.3 V
 
Fig. 4.8. A set of IDS - VGS curves of Ge1-xSnx TFETs with x ranging from 0 to 
0.2. The drive current of Ge1-xSnx TFETs increases with Sn composition at a fixed VGS 




with increasing Sn composition, and this is related to the bandgap reduction.  
It is also observed that the leakage floor of Ge1-xSnx TFETs increases with Sn 
composition.  The leakage floor is determined by the leakage current of 
reverse biased p-i-n junction, which is higher for a smaller bandgap. 
S obtained at each VGS is defined to be  DSGS IddV log/  and may also 
be referred to as Point S.  Point S versus IDS curves for Ge1-xSnx TFETs with x 
ranging from 0 to 0.2 are plotted in Fig. 4.9.  By incorporation Sn into Ge, S of 




















































































Fig. 4.9. A set of point S versus IDS for Ge1-xSnx TFETs with x ranging from 0 
to 0.2. It can be observed that S is reduced with Sn composition.  The maximum IDS 




TFETs with direct bandgap (x = 0.11, 0.14, 0.17, and 0.2).  More importantly, 
the maximum IDS with sub-60 mV/decade S becomes higher as Sn composition 
increases.  The improvement of S characteristics for Ge1-xSnx TFETs is due to 
the following reasons.  Firstly, as x is larger than 0.11, Ge1-xSnx becomes a 
direct bandgap material, and IDS is dominated by direct BTBT.  Direct BTBT 
results in a steeper S in comparison with indirect BTBT (Fig. 4.7).  Secondly, 
the reduction in bandgap of Ge1-xSnx causes enhanced IDS as x increases, 
leading to the improvement of S especially at high current level.  For 
Ge0.8Sn0.2 TFET, sub-60 mV/decade S is achieved at IDS of around 8 μA/μm.  
 
Fig. 4.10 depicts Ioff versus Ion characteristics for Ge1-xSnx TFETs with 
x = 0.00, 0.05, 0.11, and 0.17.  For a given Ioff, which is varied from 10
-12 to 
10-5 A/μm, Voff is VGS when IDS equals to Ioff, and Ion is extracted at VGS – Voff = 
VDS = 0.3 V.  When Ge1-xSnx becomes direct bandgap with x higher than 0.11, 
for a given Ioff, Ge1-xSnx TFETs demonstrate higher Ion and Ion/Ioff compared to 
Ge TFET.  For Ioff = 1 nA/μm, Ion of 0.095 mA/μm and Ion/Ioff of ~105 are 
achieved in Ge0.89Sn0.11 TFET.  It should be noted that Ion of Ge1-xSnx TFETs 
show less sensitivity to Ioff than that of Ge TFET.  This is attributed to the 











































Fig. 4.10. Ioff versus Ion of Ge1-xSnx TFETs with x = 0.00, 0.05, 0.11, and 0.17 at 
a supply voltage of 0.3 V.  For a given Ioff, Voff is VGS when IDS equals to the Ioff, Ion is 
extracted at VGS – Voff = VDS = 0.3 V.  For a fixed Ioff, Ion of Ge1-xSnx TFETs with x > 





In this Chapter, we performed a detailed simulation study of Ge1-xSnx 
n-channel TFETs with Sn composition varying from 0 to 0.2.  The material 
parameters were extracted from full band structure by EPM calculations, 
which were subsequently imported to TCAD for device simulation.  By 
increasing Sn composition, Ion of Ge1-xSnx TFETs is increased due to the 
higher direct BTBT rate which relates to the reduction in Eg,Γ.  In addition, the 
maximum IDS with sub-60 mV/decade S becomes higher with increasing Sn 
composition.  For Ge0.8Sn0.2 TFET, sub-60 mV/decade S is achieved at IDS of 
 79 
~8 μA/μm.  For a given Ioff, Ion of Ge1-xSnx TFETs with x higher than 0.11 is 




Tunneling Field-Effect Transistors with 
Silicon-Carbon Source Tunneling Junction: 
Experimental Demonstration  
 
5.1 Introduction 
Conventional planar silicon (Si) p+-p-n+ (p+-i-n+) tunneling field-effect 
transistors (TFETs) generally suffer from low on-state current Ion 
[47],[49],[52],[56],[57],[61],[66],[72].  This is due to the large bandgap of Si 
and gradual tunneling junction at the source-channel interface caused by large 
lateral diffusion of dopants.  Reducing the band-to-band tunneling (BTBT) 
barrier width wT is required to obtain good TFET performance, and can be 
achieved by employing materials with narrow bandgap, strain engineering, or 
with abrupt source junction [45],[48]-[50],[54]-[55],[62]-[71].  Recently, a 
TFET with p+-n+-p-n+ structure (Fig. 5.1) was proposed and simulated, and it 
incorporated an additional n+ pocket adjacent to the p+ source [20].  The TFET 
with this new design has a steeper doping profile at the tunnel junction 
compared to the conventional p+-p-n+ TFET, and thus can achieve a higher Ion.  
Planar p+-n+-p-n+ Si TFET was later demonstrated experimentally by adding a 
source dopant profile steepening implant step, and an enhancement in drive 
current was reported [58], [59].  However, in order for TFET to be considered 
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Fig. 5.1. (a) Schematic of a conventional planar TFET with p+-p-n+ structure. 
(b) Schematic of planar TFET with p+-n+-p-n+ structure.  (c) Illustration of dopant 
profile (acceptor concentration Na) along A-A’ in (a).  (d) Illustration of dopant 
profiles (acceptor concentration Na and donor concentration Nd) along B-B’ in (b).  (e) 
Band diagram illustrating the band-to-band tunneling of electrons along A-A’ in (a).  
(f) Band diagram illustrating the band-to-band tunneling of electrons along B-B’ in 
(b).  The additional n+ pocket adjacent to the p+ source leads to a more abrupt 
tunneling junction, reduces BTBT barrier width wT, and thus enhances BTBT of 
electrons compared with conventional p+-p-n+ TFET. 
 
 
In this Chapter, we use silicon-carbon (Si:C) as the source material of 
p+-n+-p-n+ Si TFETs, and the device structure is shown in Fig. 5.2.  Si:C/Si 
heterojunction is employed in order to improve tunneling current as discussed 
in Chapter 3.  More importantly, the diffusion of boron in Si depends on the 
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interstitial density, the substitutional carbon atoms in Si:C can consume the 
interstitial sites and thus lead to a suppression of the boron diffusion [129].  A 
schematic illustration of the carbon-induced boron diffusion suppression is 
shown in Fig. 5.3.  Therefore, abrupt p+ junction is easier to be formed in Si:C 











































Fig. 5.3. Schematic illustration of suppressed boron diffusion in Si:C.  Since 
the diffusion of boron depends on the interstitial density, and there are less interstitial 
sites in Si:C, the boron diffusion in Si:C is suppressed [129].  More abrupt p+ junction 




as source tunneling junction for TFETs.  We demonstrate the Si:C source 
TFETs with p+-n+-p-n+ structure for the first time.  The Si:C source was 
implemented by carbon-boron cluster co-implant.  The performance 
enhancement of Si:C source p+-n+-p-n+  TFET compared with all-Si p+-n+-p-n+  
TFET is investigated. 
 
5.2 Device Fabrication 
N-channel p+-n+-p-n+ TFETs were fabricated on 6 inch p-type (100) Si 
wafers with a resistivity of 4~8 Ω∙cm.  Gate-first process was used and the 
process steps are shown in Fig. 5.4(a).  Active regions were defined by 
patterned silicon dioxide SiO2 (400 nm).  About 5 nm aluminum oxide (Al2O3) 
was deposited by atomic layer deposition (ALD), and sputter deposition of 
100 nm tantalum nitride (TaN) was performed subsequently.  The gate 
definition was done by chlorine-based dry etch.  Arsenic ion (As+) implant 
was performed at an energy of 20 keV and a dose of 6×1014 cm-2 to form the 
n+ drain and n+ pocket.  Rapid thermal annealing (RTA) was then carried out 
at 1000 ºC for 1 minute for n-type dopant activation and defect removal.  The 
drain was formed before the source to achieve a gradual drain doping profile 
to suppress gate-drain gate capacitance as discussed in Chapter 2.  This was 
followed by sequential carbon cluster (C7H7
+) and boron cluster ion (B18H22
+) 
implantation performed by SemEquip [Fig. 5.4(b)].  Implantation energy of 
4.5 keV with an effective carbon dose of 2×1015 atoms/cm2 was used for 
C7H7
+ implant, and the peak atomic percentage of carbon is 1.44 %.   
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Control devices were prepared 
without Carbon co-implant step.
(a) Process Flow




As+  Implant (20 keV, 6×1014 cm-2)




(4.5 keV, dose of 2×1015 cm-2)
(2) B18H22
+ Implant
(0.8 keV, dose of 2×1015 cm-2)
RTA for Si:C Epitaxy and Source 





































Fig. 5.4. (a) Fabrication process for p+-n+-p-n+ TFET with Si:C source.  (b) 
Key steps to form p+-n+-p-n+ device structure.  By implanting carbon cluster ions 
(C7H7+) followed by boron cluster ions (B18H22+) followed by annealing, the p+ Si:C 
source was formed. 
 
Implantation energy of 0.8 keV with an effective boron dose of 2×1015 
atoms/cm2 was used for B18H22
+ implant.  The C7H7
+ are implanted deeper 
than B18H22
+
 to sufficiently suppress boron diffusion.  The main advantage of 
carbon clusters implantation is the self-amorphization, which provides better 
implant uniformity.  In parallel, all-silicon control devices were prepared 
without the C7H7
+ implant step.  Finally, Si:C formation and p+-source 
activation were performed in a single annealing step using RTA.  Several RTA 
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f = 100 kHz
(a) (b)
 
Fig. 5.5. (a) Transmission electron microscopy (TEM) image of the 
TaN/Al2O3 gate stack in fabricated Si:C source TFET with p+-n+-p-n+ structure.  (b) 
C-V measurement result of a capacitor (200 μm × 200 μm) fabricated in parallel.  The 
equivalent oxide thickness (EOT) was extracted to be about 3 nm based on the 
capacitance values at gate bias of -3 V. 
 
5.3 Results and Discussions 
5.3.1 Gate Stack Characterization 
The TaN/Al2O3 gate stack on Si substrate was inspected by 
transmission electron microscopy (TEM) as shown in Fig. 5.5(a).  The 
physical thickness of Al2O3 is about 5.6 nm, and good interface quality 
between Al2O3 and Si is observed.  Capacitors with dimensions of 200 μm × 
200 μm were also fabricated in parallel with Si:C source TFETs.  Capacitance-
voltage (C-V) measurement was performed at a frequency of 100 kHz [Fig. 
5.5(b)], and the equivalent oxide thickness (EOT) of around 3 nm was 













Fig. 5.6. (a) Cross-sectional TEM image of the Si:C region at the source side 
of a fabricated TFET. (b) The zoomed-in view of the source junction highlighted by 
the square in (a).  Good crystalline quality is achieved after annealing by RTA. 
 
5.3.2 Characterization of Si:C Source 
TEM images shown in Fig. 5.6 reveals that Si:C with good crystalline 
quality was formed at the source side after the RTA step at 700 °C for 20 s.  
The high-resolution X-ray Diffraction (HRXRD) measurement was performed 
on a blanket Si sample, which received the same carbon and boron cluster ion 
implantations followed by the same RTA.  The XRD result is shown in Fig. 
5.7.  According to the carbon implant energy which is 4.5 keV, the projected 
range (Rp) of carbon is 17 nm and the as-formed Si:C layer thickness is around 
20 nm.  According to the two-dimensional (2D) XRD mapping result of the 
Si:C sample with a similar carbon implant condition in Ref. [130], the Si:C 
layer in our experiment can be considered as fully strained.  The fitted curve 
obtained by simulation (red dash-dotted line) in Fig. 5.7 indicates that the 
substitutional carbon composition is up to 1.5% assuming that the Si:C layer is  
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 Measured curve for 
          Si:C on Si
 Simulated curve for fully 























Fig. 5.7. HRXRD curve obtained from Si:C formed on Si (100), showing the 
Si:C (004) peak.  Assuming that the Si:C is fully strained, the carbon composition is 
1.5%. 
 














































Fig. 5.8. Lateral strain εxx (%) distribution at Si:C/Si interface by finite 
element simulation.  Si:C (Si0.985C0.015) is under tensile strain, leading to a reduction in 
the bandgap of Si:C.  The positive sign indicates tensile strain, while the negative sign 
is for compressive strain.  
fully strained.  Since carbon atomic percentage of about 1.44 % is predicted 
based on the implant condition, this XRD fitting result implies that all the 
carbon atoms that implanted into Si are mostly at substitutional sites after the 
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RTA.  As the substitutional carbon atoms can function as sinks for Si 
interstitials [129], the high substitutional carbon concentration (up to 1.5%) in 
our sample should be sufficient to have an impact on the reduction of Si 
interstitials. 
In addition, the high concentration of substitutional carbon will lead to 
a smaller lattice constant of Si:C (for Si0.985C0.015, the lattice constant is 
estimated as 5.395 Å [131]) as compared with that of Si (5.431 Å).  The strain 
profile at Si:C/Si interface was calculated by finite element simulation with a 
structure similar to the source region in our fabricated device and the results 
are shown in Fig. 5.8.  From the simulation results, it is found that the tensile 
strain (~0.2 %) is induced near the top surface of the Si:C region.  This strain 
is transferred from the horizontal Si:C/Si interface below.  The surface of Si is 
also under tensile strain (~0.35 %).  This is due to the compressive strain in the 
vertical direction introduced by Si:C with small lattice constant than Si.  The 
induced tensile strain, in both Si:C and Si, splits the conduction band into two 
subbands (∆2 and ∆4) [132], leading to a reduction in bandgap.  The narrow 
bandgap reduces the energy barrier width wT for band-to-band tunneling of 
electrons and thus increases tunneling current. 
To investigate the impact of carbon co-implant on boron distribution, 
secondary ion mass spectrum (SIMS) analysis was performed on the blanket 
Si sample with carbon and boron co-implant.  The boron profile in the sample 
with boron implant only was also characterized by SIMS for comparison.  
Both of the samples were annealed at 700 °C for 20 s by RTA.  The SIMS 






























Boron and Carbon activation: 
           700 C, 20 s by RTA
 
Fig. 5.9. Secondary ion mass spectrum (SIMS) results for boron (red squares) 
and carbon (blue squares) profiles in Si:C sample and boron profile (black line) in Si 
sample.  The samples are after 700 °C 20 s anneal.  The boron profile is slightly more 
abrupt in Si:C as compared with that in Si.  
 
 
Based on the SIMS data, process simulation was performed to 
investigate 2D doping profiles near the source tunneling junction by 
TSUPREM-4 [133].  Fig. 5.10(a)-(c) show the simulated active arsenic (Nd), 
active boron (Na) and net dopant (Nd-Na and Na-Nd) concentration contours at 
the source side of the p+-n+-p-n+ TFET.  Fig. 5.11(d) shows doping profiles in 
the lateral direction from the source to the channel near the surface.  The n+ 
pocket compensates the p+ dopants near the channel surface for a very small 
distance (less than 10 nm), leading to a more abrupt p+/p tunneling junction 
compared with conventional p+-p-n+ TFET [Fig. 5.10(d)]. 
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Fig. 5.10. Simulated (a) active arsenic (Nd), (b) active boron (Na), and (c) net 
dopant (Na-Nd and Nd-Na) concentration contours at the source side of the p+-n+-p-n+ 
TFET.  (d) shows doping profiles in the lateral direction near the channel surface 
along dark yellow cutline in (c). 
 
5.3.3 Electrical Results 
The IDS-VGS characteristics of a typical Si:C source TFET (LG = 2 μm 
and W = 6 μm) and an all-silicon control device with the same dimensions are 
shown in Fig. 5.11.  The drive current is enhanced and subthreshold swing S is 
significantly improved due to increased BTBT rate for Si:C source TFET as 
compared with all-silicon device.  This relates to the smaller bandgap of 
tensile strained Si:C/Si at the  
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Fig. 5.11. IDS-VDS curves of Si:C source TFET and all-silicon control TFET.  A 
higher drive current is achieved by employing Si:C source. 
 
tunneling junction  and steeper boron profile obtained by incorporating Si:C at 
source side of TFETs.  At VDS = VGS = 2 V, IDS of 3.87 μA/μm is achieved in 
Si:C source TFET, which is about 40% higher than that in all-silicon control 
device (2.76 μA/μm).  Extracted from IDS-VGS curve at VDS = 0.5 V, the 
minimum point swing Smin of 95 mV/decade is achieved in Si:C source TFET, 
and it is 41 mV/decade smaller than that in control device.  The average swing 
Save is extracted with IDS ranging from 10
-9 to 10-8 μA/μm.  Save of 115 
mV/decade is achieved in Si:C source TFET, and it is 34 mV/decade smaller 
than that in control device. 
The leakage floor is defined as the plateau of IDS with very low VGS, 
which is insufficient to turn on the BTBT (such as VGS < 0.5 V in Fig. 5.11).  
The leakage floor of Si:C source TFET is about 1 order of magnitude lower 
than that of all-Si control device.  This is attributed to the high crystalline 
quality at source tunneling junction within Si:C.  The Si:C source TFET 
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received additional carbon implant step, which is deeper than subsequent 
boron implant, leading to pre-amorphization before boron implant.  After 
recrystallization by RTA, the end of range (EOR) defects will appear near the 
Si:C/Si interface of Si:C source TFET.  It should be noted that the EOR 
defects are not located in the p+ tunneling junction region.  (The EOR defects 
are more than 20 nm deep below the surface according to the implant 
condition.)  On the other hand, in all-Si control device, the EOR defects locate 
within the p+ tunneling junction and distribute near to the surface (about 5 nm 
below the surface according to the implant condition), leading to high leakage 
floor as well as S degradation. 
IDS-VDS characteristics of the Si:C source TFET are compared with 
those of the all-silicon control device in Fig. 5.12.  The drive current in Si:C 
source TFET is higher as compared with that of control device due to higher 
tunneling rate. 

































 Si:C source TFET
 All Si TFET
V
GS
 = 0.2 ~ 2 V
in steps of 0.2 V
 
Fig. 5.12. IDS-VDS curves of Si:C source TFET, compared with all-silicon 
control TFET, which is without carbon co-implantation. The higher drive current is 
achieved by employing Si:C source. 
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The statistical plot of Smin in Si:C source TFETs and all-Si control 
devices are shown in Fig. 5.13(a), and Fig. 5.13(b) shows the statistical 
distribution of Save.  All the devices measured are with same dimensions.  For 
each measured device, Smin and Save are extracted from IDS-VGS curve with VDS 
= 0.5 V.  Compared with control devices, Si:C source TFETs have smaller Smin 
and Save.  The median of Smin and Save are reduced by 47 mV/decade and 43 
mV/decade, respectively. 
The cumulative plots of Ion and Ioff are shown in Fig. 5.14 and 5.15, 
respectively.  VTH is defined by the constant current method as the VGS where 
IDS reaches 10
-8 A/µm.  Ion is defined as the IDS at VDS = 1.5 V and VGS = VTH + 



























































Fig. 5.13. Statistical plots of (a) minimum point swing Smin and (b) Save, which 
is the average swing with IDS ranging from 10-9 to 10-8 μA/μm  For each measured 
device, Smin and Save are extracted from IDS-VGS curve with VDS = 0.5 V. It can be 
observed that Si:C source p+-n+-p-n+ TFETs achieve steeper swing.  Compared with 
control devices, the median of Smin and Save are reduced by 47 mV/decade and 43 
mV/decade, respectively.  It should be noted that some control devices have leakage 
floor current larger than 10-9 μA/μm, so Save cannot be calculated for those devices.  
Therefore, there are less points for control devices in (b). 
 
 94 
































 + 1 V 
85%
 
Fig. 5.14. Cumulative probability plot of Ion for Si:C source TFETs  and all-
silicon TFETs.  VTH is defined as the VGS where IDS reaches 10-8 A/µm.  Ion is defined 
as the IDS at VDS = 1.5 V and VGS = VTH + 1 V.  The Ion values in Si:C source TFET are 
around 2 times larger than those of the control devices.  The median Ion is enhanced 










































 - 0.5 V 
70%
 
Fig. 5.15. Cumulative probability plot of Ioff for Si:C source TFETs and all-
silicon control devices.  Ioff is extracted at VDS = 1.5 V and VGS = VTH – 0.5 V.  The Ioff 
is reduced in Si:C source TFETs. The median Ioff is reduced by ~70% as compared 
with that of the control devices. 
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plots of Ion in Fig. 5.14 shows that Ion in Si:C source TFETs are higher than 
that of the control devices, and the median Ion is enhanced by ~85%.  The 
median Ioff is reduced in Si:C source TFETs by around 70 % compared with 
that in control devices as shown in Fig. 5.15. 
 
5.3.4 Impact of Channel Orientations 
We also studied the dependence of device performance on channel 
orientations.  Si:C source p+-n+-p-n+ TFETs with <100>  and <110> channel 
orientations were fabricated together.  The IDS-VGS characteristics of devices 
with these two orientations are compared in Fig. 5.16.  Ion in device with 
<100> channel orientation is twice as high as that in devices with <110> 
channel.  The statistical box plots of Ion are shown in Fig. 5.17.  The median 
Ion in devices with <100> channel orientation is improved about 50% as 
compared with devices with <110> channel orientation.  The Ion improvement 
may be related to the smaller boron diffusion coefficient in <100> direction 
than <110> direction [134].  This will lead to a more abrupt p+ source junction 
to increase the band-to-band tunneling rate. 
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Fig. 5.16. IDS-VGS for Si:C source TFETs with channel in <100> and <110> 
orientations.  The Ion is higher for devices with <100> channel orientation, which is 








































Fig. 5.17. Statistical box plot of Ion for Si:C source TFETs with channel in 
<100> and <110> directions.  The Ion is higher for <100> channel devices, which 





5.3.5 Two-step Source Annealing  
A two-step annealing scheme was carried out to further improve the 
performance of Si:C source TFETs.  The two-step annealing consists of a low 
temperature solid phase epitaxy (SPE) and a high temperature dopant 
activation.  The conditions of the two annealing steps are 600 °C for 2 minutes 
and 700 °C for 20 s, respectively.  The optimized annealing step is highlighted 
in the process flow shown in Fig. 5.18.  The purpose is to perform low 
temperature SPE with long duration to obtain good crystalline quality and 
remove defects in Si:C region before the high temperature dopant activation 
step.  As a result, the diffusion of boron could be suppressed further. 
The transfer characteristics of Si:C source TFET with two-step source 
annealing (SPE+RTA) were measured.  The Smin and Save are extracted in the 
same way as defined before.  The cumulative plots for Smin and Save are 
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Fig. 5.19. Statistical plots of (a) Smin and (b) Save for Si:C source p+-n+-p-n+ 
TFETs with single step and two-step annealing.  Save is defined the average swing 
with IDS ranging from 10-9 to 10-8 μA/μm.  Both Smin and Save are improved due to the 
additional SPE step. 
 
compared with previous devices (Fig. 5.13) and the results are shown in Fig. 
5.19.  It is observed that after two-step source annealing, both Smin and Save are 
improved.  The median values of Smin and Save is reduced by 4.3 mV/decade 
and 6.2 mV/decade, respectively.  The enhancement in S relates to the 
reduction of defects at tunneling junction by the additional SPE step.  The 
presence of defects degrades S of a TFET due to trap-assisted BTBT.  Si:C 
source TFETs after SPE +RTA have less defects leading to less trap-assisted 
BTBT and therefore has better S compared with the devices receiving single 
RTA.  However, no obvious Ion enhancement is observed, indicating the two-
step annealing process with current recipe may not have large impact on boron 
diffusion.  Future process optimization should be done to achieve better boron 





Table 5.1. Summary the increment of Ion (∆Ion), reduction of Ioff (∆Ioff ), and 
reduction in Smin (∆Smin) and Save (∆ Save) for Si:C source TFETs as compared with all-
Si control devices.  The calculation is based on the median value of statistical data. 
 ∆Ion (↑) ∆Ioff (↓) ∆Smin (↓) ∆Save (↓) 
Si:C Source 85% 70% 47 mV/decade 43 mV/decade 
Channel Rotated from 
<110> to <100> 
50% Not Observed Not Observed Not Observed 
2-step Annealing 
(SPE+RTA) 








Lateral n-channel Si:C source TFETs with p+-n+-p-n+ structure were 
demonstrated using carbon cluster (C7H7
+) and boron cluster (B18H22
+) co-
implantation.  Reduction in S (the median of Smin is reduced by 47 mV/decade 
and Save is reduced by 43 mV/decade) and enhancement in Ion (the median Ion 
is increased by ~ 85%) are achieved as summarized in Table 5.1.  This could 
be attributed to the effective suppression of boron diffusion due to the 
presence of substitutional carbon at the source side of the devices.  The abrupt 
boron profile leads to abrupt tunneling junction and thus enhances BTBT of 
electrons.  In addition, the induced tensile strain reduces the bandgap in both 
Si:C and Si near the surface.  This also helps to reduce the energy barrier 
width of BTBT and thus increase the electron tunneling probability.  The 
impact of channel orientation was also investigated.  It is observed that device 
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with <100> channel direction has higher Ion, which may relate to the smaller 
boron diffusivity coefficient in <100> direction.  Two-step annealing process 
was performed to improve the S of Si:C source p+-n+-p-n+ TFETs further by 





Germanium-Tin (GeSn) P-channel 
Tunneling Field-Effect Transistor: 




It was reported that the conventional silicon (Si) based tunneling field-
effect transistors (TFETs) suffer from low on-state current (Ion), in the range of 
0.01 – 1 μA/μm for |VDS| and |VGS| ~ 1 V [47][49][56][57][59][61][66][72].  
Research efforts have been focused on small bandgap (Eg) materials to boost 
the drive current.  For n-channel TFETs (nTFETs), III-V compound 
semiconductors, such as InGaAs, have been exploited as source and channel 
materials for achieving high drive current due to the direct band-to-band 
tunneling (BTBT) and high electron mobility [54],[64],[65].  However, current 
p-channel TFETs (pTFETs) mainly employ group IV materials, such as Si, 
Ge, and SiGe [49],[56],[57],[66]-[68], and more research efforts are needed to 
further improve the drive current.  While III-V materials, like InGaAs, have 
high BTBT rate due to direct bandgaps, their hole mobilities are generally low, 
which can lead to high channel resistance.  SiGe or Ge has high hole mobility 
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and might be promising for pTFET application, but the BTBT is indirect, 
limiting the tunneling current.  In addition, forming a good n+ junction in Ge is 
difficult due to the low solubilities and large diffusivity coefficients of n-type 
dopants, such as phosphorus (P), arsenic (As) and antimony (Sb) [135],[136].  
Moreover, the n-type dopants require high activation temperature in Ge 
[137],[138], leading to a gradual or non-abrupt n+ junction, which is not 
preferred for pTFET application.  GeSn alloy is a promising material 
candidate for pTFET application as it has small and direct bandgap (as 
discussed in Chapter 4), as well as the high hole mobility.  In addition, as a 
group IV material, GeSn has good process compatibility with Si technology, 
and it is very attractive from the cost point of view.  Table 6.1 compares 
advantages and disadvantage of III-V, SiGe and GeSn as source and channel 
materials for pTFETs .  
In this Chapter, we explore GeSn alloy as the active layer for pTFETs 
and report the first demonstration of lateral GeSn pTFET.  The incorporation 
of Sn into Ge shifts the Г valley down, thus increasing direct BTBT rate and 
enabling a high on-state current.  Furthermore, n-type dopant activation 
temperature can be reduced in GeSn (less than 400 °C) as compared to Ge 
[120],[122],[139].  Thus, the dopant diffusion is suppressed, leading to a high  
Table 6.1. Comparison of III-V, SiGe, and GeSn for pTFET application. 
 III-V SiGe GeSn 
Small Eg √ × √ 
Direct BTBT √ × √ 
High hole mobility × √ √ 
Abrupt n+ junction × × √ 
High gate interface quality × √ √ 
Easy integration on Si × √ √ 
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quality n+ GeSn tunneling junction.   
In addition, GeSn has higher hole mobility than Ge, and thus reduces the 
channel resistance of pTFET [120].  The fabrication details of GeSn pTFETs 
will be discussed in the following sections and the performance of the GeSn 
pTFETs will be assessed as well. 
 
6.2 Device Design Considerations and Simulations 
Single-gate lateral Ge1-xSnx pTFETs with x of 0, 0.04, 0.08, and 0.12 
were simulated by our in-house two-dimensional (2D) technology computer-
aided design (TCAD) simulator, which implements a physics-based non-local 
BTBT algorithm [84].  Ge1-xSnx material parameters were extracted from full 
band E-k dispersion by non-local Empirical Pseudopotential Method (EPM) 
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n+ Source Doping ND 3  10
19 cm-3
n- Body Doping Nbody 1  10
15 cm-3





Gate Length LG 50 nm
Body Thickness Tbody 25 nm




















Fig. 6.1. (a) Schematic of simulated lateral single-gate Ge1-xSnx pTFET.  (b) 
List of device dimensions and simulation parameters.  (c) Band diagrams along X-
direction at 0.1 nm below the surface of Ge0.96Sn0.04 pTFET.  The drain bias VDS is -
0.6 V in the simulation.  The gate bias VGS is 0 V for grey lines and -0.6 V for black 
lines, respectively. 
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calculation [125], and the details are documented in Chapter 4.  The device 
structure of simulated Ge1-xSnx pTFET is illustrated in Fig. 6.1(a), and the 
simulation parameters are listed in Fig. 6.1(b).  It should be noted that the 
bandgap of Ge1-xSnx alloy is small (< 0.66 eV) and is tunable by Sn 
composition x.  It was reported that when x < 0.11 the conduction band 
minimum is at L-point, while for x ≥ 0.11, the conduction band minimum is at 
Γ-point, and GeSn alloy transits to a direct bandgap material [118].  In this 
simulation, the BTBT of electrons from valence band (Ev) to both the 
conduction band minimum at L-point (Ec,L) and Γ-point (Ec,Γ) will be 
considered.  For example, the simulated band diagrams of Ge0.96Sn0.04 pTFET 
at on-state (VDS = -0.6 V and VGS = -0.6 V) and off-state (VDS = -0.6 V and VGS 
= 0 V) are shown in Fig. 6.1(c), where Ec,L is lower than Ec,Γ.  It should be 
noted that when Sn composition x is larger than 0.11, the band diagrams will 
be different that Ec,Γ becomes lower than Ec,L.  The BTBT generation rate is 
different in this case and its impact on I-V characteristics will be discussed 
next.  
The IDS-VGS characteristics for Ge1-xSnx pTFET with various Sn 
compositions (x = 0, 0.04, 0.08, 0.12) are calculated and shown in Fig. 6.2.  In 
Ge1-xSnx alloy with x < 0.11, Ec,L is lower than Ec,Γ, thus the onset gate voltage 
of indirect Γ - L BTBT is smaller than that of direct Γ - Γ BTBT.  However, 
direct Γ - Γ BTBT has a higher tunneling probability than the indirect Γ - L 
BTBT.  Thus, the current contributed by direct Γ - Γ BTBT is much higher 
than that by Γ - L BTBT, and it is dominant in total drain current of Ge1-
xSnxTFET (x < 0.11).  On the other hand, for Ge1-xSnx TFET with x ≥ 0.11, the 
onset gate voltage of direct Γ - Γ BTBT is smaller than that of indirect Γ - L.  
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Fig. 6.2. Simulated IDS-VGS characteristics of Ge, Ge0.96Sn0.04, Ge0.92Sn0.08, and 
Ge0.88Sn0.12 pTFETs at VDS = -0.6 V.  IDS increases significantly with increasing Sn 
composition x. 
 
Thus, the Γ - Γ BTBT tunneling current dominants the drain current over the 
whole range of VGS.  The IDS-VGS curve for Ge1-xSnx pTFET with x = 0.12 
therefore shows a steeper swing as compared with others with x < 0.11 in Fig. 
6.2.  More details for the direct and indirect tunneling current components in 
Ge1-xSnx TFET with various x can be found in Chapter 4.  Besides the above 
observation, it is also noted that Ge1-xSnx pTFET with x ≥ 0.11 has higher total 
drain current than devices with x < 0.11, which relates to the reduction of 
bandgap in Ge1-xSnx with increasing x.  However, the leakage floor of Ge1-xSnx 
pTFET increases with larger x.  The leakage floor is defined as the plateau of 
IDS with very low VGS that insufficient to turn on the BTBT.  This relates to the 
increase in thermal generation current due to the reduction in bandgap of Ge1-
xSnx with larger x. 
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Fig. 6.3. (a) Point-swing versus IDS for Ge, Ge0.96Sn0.04, Ge0.92Sn0.08, and 
Ge0.88Sn0.12 pTFETs extracted from corresponding IDS-VGS curves in Fig. 6.2.  Isub60 is 
defined as the maximum IDS with point-swing of sub-60 mV/decade.  (b) Isub60 tends 
to be higher with increasing Sn composition x, and the average swing Save becomes 
smaller with increasing x.  Save is the average subthreshold swing obtained from a 
section of the IDS-VGS curve where IDS varies from 10-10 A/µm to 10-6 A/µm. 
 
 
Point-swing refers to the slope obtained at a specific VGS bias in an IDS-
VGS curve.  Point-swing versus IDS for Ge1-xSnx pTFET with various x are 
extracted from IDS-VGS curves in Fig. 6.2 and are shown in Fig. 6.3(a).  We 
define Isub60 as the maximum IDS with point-swing less than 60 mV/decade.  In 
addition, the average swing Save is obtained from a section of the IDS-VGS curve 
where IDS varies from 10
-10 A/µm to 10-6 A/µm.  It should be noted that IDS for 
the definition of Save starts from 10
-10 A/µm, which is different from Chapter 3 
(IDS varies from 10
-12 A/µm to 10-6 A/µm) due to high leakage floor for Ge1-
xSnx pTFET with high Sn composition.  Isub60 and Save versus Sn composition x 
are plotted in Fig. 6.3(b).  It can be observed that as x increases, Isub60 tends to 
be higher, indicating sub-60 mV/decade point-swing can be achieved at a 
higher drain current level.  This is preferred by TFET application as discussed 
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in Chapter 1.  In Ge0.88Sn0.12 pTFET, point-swing keeps below 60 mV/decade 
with IDS up to 1.7 μA/μm.  In addition, the Save becomes smaller as x increases 
[Fig. 6.3(b)].  These mainly relate to the smaller onset voltage of the direct Γ - 
Γ BTBT, as well as the reduced bandgap with increasing Sn composition. 
For analysis of electrical characteristics, the off-state current Ioff is 
fixed at 0.1 nA/μm, and Voff is defined as the VGS where IDS = Ioff.  Ion with a 
certain VDD window is then defined to be the drain current IDS at VDS = VGS -
Voff = VDD.  The IDS-VGS for Ge1-xSnx pTFET with x = 0, 0.04, 0.08, 0.12 are 
calculated at different VDS (VDS = -0.2 V, -0.4 V, and -0.6 V) as shown in Fig. 
6.4.  Distribution of Ion at various VDD windows, ranging from 0.2 V to 0.6 V, 
and Sn compositions (x = 0 ~ 0.14) is shown in Fig. 6.5.  Ion above 300 μA/μm 
is achieved at VDD = 0.6 V by Ge0.86Sn0.14 pTFET. 





















































































































































Fig. 6.4. Simulated IDS-VGS of Ge, Ge0.96Sn0.04, Ge0.92Sn0.08, and Ge0.88Sn0.12 
pTFETs at (a) VDS = -0.2 V, (b) VDS = -0.4 V, and (c) VDS = -0.6 V. 
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in Step of 20 A/m
 
Fig. 6.5. Contour plot of Ion at various VDD windows (-0.2 V ~ -0.6 V) and Sn 
compositions (0 ~ 0.14) for a fixed Ioff of 0.1 nA/ μm.  Ion above 300 μA/μm is 
achieved at VDD = -0.6 V in Ge0.86Sn0.14 pTFET (top-right corner of the plot). 
 
6.3 GeSn pTFET Fabrication  
The GeSn pTFETs were fabricated on epitaxial GeSn layer on 4-inch 
n-type (100) Ge wafers.  The thickness of the GeSn layer is about 146 nm, as 
indicated by the transmission electron microscopy (TEM) image in Fig. 6.6(a).  
It can also be observed that the GeSn film has perfect crystalline structure and 
the good interface between GeSn and Ge is achieved.  We performed the high 
resolution X-ray diffraction (XRD) measurement, and the well-defined GeSn 
peak is observed, indicating that high quality GeSn film with 4.2% 








































Fig. 6.6. (a) Transmission electron microscopy (TEM) image showing ~146 
nm GeSn epitaxially grown on Ge.  Perfect GeSn crystalline structure is observed in 
high resolution TEM image below, and good GeSn/Ge interface is obtained.  (b) X-
ray diffraction (XRD) curve indicates that a high quality Ge0.958Sn0.042 layer is grown 
on Ge substrate. 
 
Fig. 6.7 shows the process flow for realizing GeSn pTFETs.  
Phosphorus well implant was performed at energy of 20 keV and a dose of 
5×1014 cm-2.  Dopant activation was then carried out at 450 ºC for 3 minutes 
by rapid thermal anneal (RTA) to form the lightly doped n-type GeSn body.  
After pre-gate cleaning by diluted hydrofluoric acid (HF:H2O = 1:100), the 
samples were loaded into an ultra-high-vacuum chemical vapor deposition 
(UHVCVD) tool.  Native oxide was removed by sulfur hexafluoride (SF6) 
plasma etching, and low temperature disilane (Si2H6) surface passivation was 
then carried out at 370 °C for 90 minutes with a flow rate of 10 sccm.  The 
hafnium oxide (HfO2) gate dielectric was then formed by atomic layer 
deposition (ALD) and a 100 nm-thick tantalum nitride (TaN) film was 
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Fig. 6.7. (a) Key process steps for fabricating GeSn pTFET.  (b) Low 
temperature Si2H6 surface passivation was performed before high-k and metal gate 
deposition.  (c) BF2+ implantation was performed in the drain region with an energy 
of 35 keV and a dose of 2 × 1015 cm-2.  (d) P+ implantation was performed in the 
source region with an energy of 8 keV and a dose of 4 × 1015 cm-2.  (e) Source and 
drain were activated together at 400 ºC for 5 minutes.  Ni(GeSn) contact were formed 
afterwards. 
 
chlorine-based dry etching.  Next, boron difluoride ion (BF2
+) implant was 
performed in the drain region with an energy of 35 keV and a dose of 2×1015 
cm-2.  The phosphorus ion (P+) implantation was performed for the source 
formation, and the implant condition is with an energy of 8 keV and a dose of 
4×1015 cm-2.  Source and drain were activated together at 400 °C for 5 minutes 
by RTA.  Sputter deposition of 10 nm nickel (Ni) was performed and followed 
by a 350 °C anneal for 30 s to form the nickel stanogermanide Ni(GeSn) 
contacts.  Selective wet etch was done by concentrated sulfuric acid (H2SO4) 
to remove excessive Ni to complete the device fabrication. The top-view 
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scanning electron microscope (SEM) image of a fabricated GeSn pTFET is 
shown in Fig. 6.8(a).   
The GeSn pMOSFETs were fabricated on the same wafer with GeSn 
pTFETs for the purpose of characterization (to be discussed in the next 
Section).  The pMOSFETs received BF2
+ implant in both source and drain 
sides and were capped by photoresist (PR) during P+ implant. 
 
 
6.4 Results and Discussion  
6.4.1 Gate Stack Characterization 
TEM inspection was performed to characterize the gate stack of GeSn 
pTFETs.  The TEM image in Fig. 6.8(b) shows the TaN/HfO2/SiO2/Si stack 
formed on epitaxially grown GeSn layer on Ge substrate.  High resolution 
TEM in Fig. 6.8(c) shows the zoomed-in view of TaN/HfO2 stack on Si2H6 
passivated GeSn channel.  The physical thickness of HfO2 is around 4.2 nm.  
The Si passivation layer is partially oxidized, and good quality SiO2/Si 
interfacial layer is formed after the Si2H6 surface passivation step.  The 
effective hole mobilities μeff,h of 300 cm2/V∙s at inversion carrier density Ninv 
of 4×1012 cm-2 and μeff,h of 240 cm2/V∙s at Ninv of 1×1013 cm-2 in GeSn channel 
are extracted from pMOSFETs fabricated in parallel.  This confirms that a 
high quality of GeSn channel and a good interface between HfO2 and Si-





5 nm GeSn Channel














Fig. 6.8. (a) Top-view scanning electron microscope (SEM) image of a 
fabricated GeSn pTFET with actual gate length of 4µm.  (b) TEM image shows 
TaN/HfO2 gate stack on a GeSn layer epitaxially grown on Ge. (c) Zoom-in view of 
TaN/HfO2 stack on Si2H6 passivated GeSn channel as indicated by the square in (b).  
It can be observed that the Si passivation layer (the bright layer between HfO2 and 




6.4.2 N+ GeSn Source Formation  
The sheet resistance Rsh of phosphorus-doped Ge and GeSn blanket 
samples after 400 °C annealing were measured and compared as shown in Fig. 
6.9.  Lower Rsh is achieved by phosphorus-doped GeSn sample annealed at 
400 °C for 5 minutes compared with the Ge sample, which went through the 
same phosphorus implant and was annealed at 400 °C for 30 minutes.  The 






































Fig. 6.9. Sheet resistance RSh of phosphorus doped Ge and GeSn after 400 °C 
activation.  Lower RSh is achieved in GeSn as compared with that in Ge.  Better 
phosphorus activation is achieved in GeSn as compared with Ge at low temperature, i. 
e. 400 °C. 
 
 
Considering the larger junction depth in Ge due to longer annealing time, the 
resistivity in GeSn is even lower than what we get from Fig. 6.9.  This implies 
a higher electron concentration in GeSn, and thus an enhanced phosphorus 
activation in GeSn at a relatively low temperature (400 °C).  The enhanced 
phosphorus activation is probably due to the passivation of vacancies in Ge 
lattice with the presence of Sn atoms.  More details can be found in Ref. [139]. 
 
To study the contact formation and the dopant profile in the n+ source 
side of GeSn pTFET, secondary ion mass spectrometry (SIMS) analysis was 
performed and the concentration profiles for Ge, Sn, Ni and P are shown in 
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Fig. 6.10. (a) Secondary ion mass spectrometry (SIMS) profiles of Ge, Sn, Ni 
and P along vertical direction in n+ source region of GeSn pTFET as indicated by the 
red dash line in the inset.  About 20 nm heavily n-type doped (P concentration above 
1×1020 cm-3) GeSn layer is observed underneath Ni(GeSn).  (b) Cross-sectional TEM 
image at n+ source side of a fabricated GeSn pTFET. 
 
is also shown in Fig. 6.10(b).  Underneath Ni(GeSn), about 20 nm 
phosphorus-rich GeSn layer (P concentration above 1 × 1020 cm-3) is formed, 
which is the heavily n-type doped source region for GeSn pTFET. 
 
 
6.4.3 Capacitance-Voltage (C-V) Characteristics of GeSn pTFETs 
Agilent 4284A Precision LCR Meter with resolution of 0.01 fF was 
used for high frequency capacitance-voltage (C-V) measurement.  For total 
gate capacitance CGG measurement, ‘Hi’ terminal was connected to the gate, 
‘Lo’ terminal was connected to both the source and the drain, and the body 
was grounded.  For gate-to-source capacitance CGS (gate-to-drain capacitance 
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CGD) measurement, ‘Hi’ terminal was connected to the gate, ‘Lo’ terminal was 
connected to the source (drain), and both of body and drain (source) were 
grounded. 
The C-V characteristics (CGD, CGS, CGG versus gate bias VG) for a 
pTFET and a pMOSFET with the same dimensions (LG = 20 μm, W = 200 μm) 
were measured at a frequency of 100 kHz as shown in Fig. 6.11.  In a pTFET, 
The gate capacitance CGG is asymmetrically partitioned into CGS and CGD, 
which is a typical feature of TFET as mentioned in Chapter 2.  For VDS = 0 V, 
the magnitude of CGD is larger than that of  

























































































































(a) PTFET with Negative VG Bias 
G
 
Fig. 6.11. (a) Measured gate capacitance CGG, CGD, and CGS of a fabricated 
GeSn pTFET.  TFET features are observed: CGG is mainly contributed from CGD at 
high |VG|.  (b) Measured gate capacitance CGG, CGD, and CGS of a GeSn pMOSFET.  
The magnitudes of CGD and CGS are very close, and both of them are about half of CGG. 
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CGS when |VG| is higher than 0.2 V, and CGD almost dominates the CGG 
with even higher |VG| (> 0.5 V) [Fig. 6.11(a)].  This is attributed to the 
asymmetric n+-n-p+ structure of a pTFET.  When sufficient |VG| is applied, 
hole inversion layer is formed in the channel, which only connects to p+ drain 
side.  Thus, the whole inversion capacitance is included in CGD.  In the 
contrary, in a pMOSFET, at VDS = 0 V, the magnitudes of CGS and CGD are 
equal, and are about half of CGG [Fig. 6.11(b)].  This is due to the symmetric 
structure of pMOSFET.  When uniform hole inversion layer is formed in the 
channel with sufficient |VG|, CGG is equally partitioned into CGD and CGS.  
From the C-V analysis above, we can confirm that n+-n-p+ structure was 
formed in the as-fabricated GeSn pTFETs. 
 
 
6.4.4 Current-Voltage (I-V) Characteristics of GeSn pTFETs 
The transfer characteristics (IDS-VGS) of a typical GeSn pTFET with a 
gate length (LG) of 4 μm are shown in Fig. 6.12.  In this device, for VDS = -1 V, 
IDS of 22 μA/μm is achieved at VGS = -2 V, and for VDS = -0.3 V, IDS of 6.3 
μA/μm is achieved at VGS = -2 V.  The minimum point-swing Smin of this 
device is ~ 330 mV/decade for VDS = -0.05 V.  The output characteristics (IDS-
VDS) curves at various gate voltages of the same device are shown in Fig. 6.13.  
IDS of 27 µA/µm was obtained at VGS = VDS = -2 V, and IDS of 2.6 µA/µm was 
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Fig. 6.12. Measured IDS-VGS curves of a Ge0.958Sn0.042 pTFET with self-aligned 
Ni(GeSn) contacts.  Decent transfer characteristics are observed. 
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Fig. 6.13. Measured IDS-VDS curves of the same device in Fig. 6.12 at various 
gate voltages.  IDS of 27 µA/µm was obtained at VGS = VDS = -2 V and IDS of 2.6 
µA/µm was obtained at VGS = VDS = -1 V. 
 
Fig. 6.14 shows the cumulative distribution of IDS extracted at VGS = 
VDS = - 2 V for the devices with a fixed LG of 4 μm.  The median value of 23 
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μA/μm, and a maximum value of 29 μA/μm is obtained for IDS at VGS = VDS = - 
2 V.  IDS at VGS = VDS = - 2 V for GeSn pTFETs with various gate lengths LG is 
shown in Fig. 6.15.  It is observed that IDS at VGS = VDS = - 2 V increases with 
the scaling of LG which is less than 7 μm.  This indicates that the channel 
resistance has an important impact on IDS at VGS = VDS = - 2 V.  With further 
scaling of LG, higher drain current could be achieved in a GeSn pTFET. 
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Fig. 6.14. Cumulative probability plot of IDS at VDS = VGS = -2.0 V for 
Ge0.958Sn0.042 pFETs with LG of 4 μm.  The highest drive current is 29 μA/μm and 
median one is about 23 μA/μm. 
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Fig. 6.15. Plot of IDS at VDS = VGS = -2.0 V for Ge0.958Sn0.042 pTFETs with 
various LG.  For devices with gate length LG less than 7 μm, the drain current 
increases with decreasing LG. 
 
 
6.4.5 Low Temperature Measurement 
Low temperature characteristics of GeSn pTFETs were investigated.  
IDS-VGS transfer characteristics of a GeSn pTFET with LG = 11 μm was 
measured at various temperatures ranging from 200 to 280 K in steps of 20 K 
as shown in Fig. 6.16.  For VDS = -0.05 V, the leakage floor is lowered with 
decreasing temperature, while for VDS = -1 V, IDS is much less dependent on 
temperature.  Figs. 6.17 (a) and (b) are Arrhenius plots of ln(IDS/T
3/2) versus 
1/kT for VDS = -0.05 V and VDS = -1 V, respectively.  The IDS is extracted at 
VGS = 0.1 V, which is the leakage floor current.  For VDS = -0.05 V, the slope 
of the linear fitted line is 0.31 eV, which is about the half bandgap of 
Ge0.958Sn0.042 (0.587 eV) as shown in Fig. 6.17(a).  This indicates that the 
leakage floor for VDS = -0.05 V is dominated by the Shockley-Read-Hall (SRH) 
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Fig. 6.16. IDS-VGS transfer characteristics of a TFET with LG/W = 10µm/100µm 
at different temperatures.  S is improved with reduction of the leakage floor. 
 
generation current.  SRH-dominated leakage current is a function of the 

























exp 2/3 , (6.1) 
where NC and NV are effective density of states of electrons and holes, 
respectively, k is the Boltzmann constant, T is temperature in degrees Kelvin, 
and A is a constant.  It should be noted that SRH generation current depends 
on deep level trap density.  In order to reduce this leakage current level of 
GeSn pTFET, process such as source/drain implant and activation should be 
optimized to reduce the defects at source/drain junctions more efficiently.  On 
the other hand, for VDS = -1 V, the slope of the linear fitted line is close to 0 eV 
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Fig. 6.17. (a) Arrhenius plot of ln(IDS/T3/2) versus 1/kT for VDS = -0.05 V.  The 
IDS is extracted at VGS = 0.1 V, which is the leakage floor current.  The slope of the 
fitted line is 0.31 eV, which is about the half bandgap of Ge0.958Sn0.042 (0.587 eV).  
This indicates the dominant mechanism of the leakage current at low VDS (-0.05 V) is 
SRH generation.  (b) Arrhenius plot of ln(IDS/T3/2) versus 1/kT for VDS = -1 V.  The IDS 
is extracted at VGS = 0.1 V.  The slope of the fitted line is close to 0 eV.  This 
indicates the dominant mechanism of leakage current at high VDS (-1 V) is BTBT at 
drain side. 
 
as shown in Fig. 6.17(b).   In addition, IDS at low VGS (such as VGS > -0.2 V in 
Fig. 6.16) is dependent on VGS at VDS = -1 V.  These two features indicate that, 
for VDS as high as -1 V, the dominant mechanism of leakage current is the 
BTBT at the drain side.  Therefore, optimization of drain side, such as the 
drain doping concentration engineering or gate-to-drain underlap is needed to 
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Fig. 6.18. Temperature dependence of IDS at various VGS.  IDS decreases with 
decreasing temperature when T < 240 K due to the increase of band gap.  IDS 
increases with decreasing temperature when T ≥ 240 K due to the impact of hole 
mobility on IDS. 
 
Temperature dependence of IDS with VGS = -1.5 V, -2 V, and -2.5 V 
was extracted and shown in Fig. 6.18.  The temperature dependence of IDS is 
determined by two factors: hole mobility and BTBT rate.  When temperature 
decreases, mobility increases due to less phonon scattering.  However, BTBT 
rate is reduced with decreasing temperature since the increase of Eg leads to a 
larger barrier width for the BTBT of electrons.  For T ≥ 240 K, IDS increases 
with decreasing temperature, which indicates that the hole mobility in the 
device channel has a larger impact on the drain current as compared with 
BTBT.  This also explains the scaling property of IDS at room temperature in 
Fig. 6.15.  While for T < 240 K, BTBT is the dominant mechanism, leading to 
an overall trend of decreasing IDS with decreasing temperature. 
The temperature dependence of Ion is another typical feature of TFET, 
which is distinguished from MOSFETs [23].  In MOSFETs, the drain current 
is dominant by mobility, which decreases with increasing temperature.  The 
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temperature dependence of IDS shown in Fig. 6.18 also helps to confirm the 
realization of n+-n-p+ structures in GeSn pTFETs. 
 
6.4.6 Benchmark and Device Optimization 
We compare the drive current of our GeSn pTFETs with those of 
reported pTFETs in the literatures, as shown in Table 6.2.  Long channel GeSn 
devices (LG ≥ 4 μm) demonstrate much higher Ion than the reported Si and Ge 
pTFETs [49],[56],[57],[67], and [68].  This is due to the high tunneling current 
at the GeSn n+ tunneling junction and the high hole mobility in GeSn channel. 
 
Table 6.2. Comparison of IDS at VDD ~ -1 V† in this work with those of other 
reported pTFETs.  GeSn pTFET achieves higher Ion than the Si and Ge pTFETs in 
Refs. [49],[56],[57],[67], and [68].  GeSn device shows inferior Ion than SiGe/SOI 
TFET with raised source/drain in Ref. [68], due to the large source/drain resistance (> 










Ref. [49] GOI pTFET 100 nm 
VDS = - 0.8 V, 
VGS-VBTBT = -1.0 V 
1 
Ref. [57] Si pTFET 160 nm - 1.0 V 0.15 





VDS = -1.5 V, 






200 nm - 1.0 V 7 
This Work GeSn pTFET 4 μm - 1.0 V 4.34 
† Some publications do not provide IDS-VGS curve at VDS = -1 V, therefore 
we choose the IDS-VGS curve with VDS nearest to 1 V to make the 
comparison.  For example, we choose VDS = -0.8 V for Ref. [49]. 
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The GeSn pTFET, however, has lower drive current than the SiGe/SOI 
pTFET with raised source/drain (LG = 200 nm) [68].  This is probably due to 
the large source/drain resistance in the GeSn device, as the p+ drain side series 
resistance is about 5 kΩ·μm, which was obtained from the GeSn pMOSFETs 
fabricated in parallel.  The source side resistance could be even larger, because 
the Fermi level pinning (near valence band) at Ni(GeSn) GeSn interface leads 
to a large Schottky barrier height for electrons and hence a high contact 
resistance.  In addition, the LG of the GeSn pTFET in this work is much larger 
as compared with that in Ref. [68].  Further performance improvement of 
GeSn pTFETs can be achieved by increasing Sn composition, LG scaling, 
raised source/drain, and optimization of contact formation, such as selenium 
(Se) or sulfur (S) co-implant [141]. 
The subthreshold swing in fabricated GeSn pTFET is still large, which 
mainly due to the large leakage current floor, trap-assisted band-to-band 
tunneling as well as unoptimized source doping profile.  In order to improve S, 
more efforts should be put into forming a defect free n+/n- source tunneling 
junction with very abrupt doping profile, suppressing defects in all process 
steps, such as drain junction formation and contact formation to reduce 
leakage current floor.  Moreover, employing heterojunction with staggered 
band alignment is a great solution to suppress leakage current and improve 





We demonstrate the world’s first lateral GeSn pTFETs.  Decent device 
characteristics in terms of on-state current were obtained.  The maximum IDS 
of 4.34 μA/μm at VDD = -1 V and 29 μA/μm at VDD = -2 V are achieved for the 
Ge0.958Sn0.042 pTFETs with LG of 4 μm.  This should be attributed to the 
enhanced direct Γ - Γ BTBT and high hole mobility in the GeSn channel.  The 
low thermal budget (400 °C) of device fabrication process helps to form 
abrupt source tunneling junction to enhance the BTBT of electrons.  The 
device performance can be further improved by increasing Sn composition, 





Conclusion and Future Work 
 
7.1 Conclusion 
Complementary metal-oxide-semiconductor (CMOS) technology is 
reaching its fundamental limits due to the nonscalibility of subthreshold swing 
(S).  Alternative devices are desired to overcome this limitation, among which 
tunneling field-effect transistor (TFET) stands out as a promising candidate for 
future low power applications.  This is because that the working mechanism in 
a TFET is completely different from a MOSFET, and it is based on gate-
controlled quantum band-to-band tunneling (BTBT) phenomenon.  Nowadays, 
although many experimental demonstrations of TFETs were reported, a lot of 
research efforts are still needed to improve the on-state current (Ion). 
The objective of this thesis is to explore novel TFET device designs as 
well as to integrate new materials to solve the on-current problem of TFETs.  
Various process technologies coupled with new materials have been proposed 
and experimentally realized.  Si:C is introduced in the source of the TFET to 
achieve the enhancement of Ion as well as S.  GeSn, as new group IV material 
candidate for TFET, is investigated in both nTFET and pTFET, where its 
small and direct bandgap benefits the BTBT rate and ultimately results in 
enhanced drive current.  GeSn pTFETs were experimental demonstrated and 
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decent Ion is achieved.  The seminal contributions of this thesis are listed in 
next Section. 
 
7.2 Contributions of This Thesis 
7.2.1 Investigation of Gate Capacitance in TFET (Chapter 2) 
In order to have a more complete understanding of the electrical 
behavior of TFET, a detailed simulation study on TFET gate capacitances was 
performed.  The total gate capacitance of TFET is asymmetrically partitioned 
into gate-to-drain (CGD) and gate-to-source (CGS) capacitances. The physical 
insights gained were discussed and a compact model of TFET gate 
capacitance was built. Reduction of CGD is desired since it is the Miller 
capacitance in circuit application of TFET, and schemes for CGD reduction 
were proposed by drain engineering as well as gate length scaling. 
 
7.2.2 Design of TFETs with Extended Source (Chapter 3) 
One efficient method to improve the tunneling current in TFET is to 
enlarge the tunneling area by novel device structures. Double-gate TFETs with 
different shapes of extended source are design to improve device performance, 
and their electrical characteristics were studied by TCAD simulation.  By 
extending the source region into the middle of the TFET body under the gate, 
the tunneling area is enlarged, leading to an increase in BTBT current and thus 
the Ion.  S is also improved due to the better uniformity of the high electric 
field along source/channel interface, which is also the tunneling junction.  The 
benefit of the extended source design is more obvious in TFET with Ge/Si 
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hetero tunneling junction as compared with all-Ge TFET.  Simulation shows 
that TFET with squarish Ge-source Si-body can achieve a drive current of 
more than 0.8 mA/µm at VDD = 0.7 V and an Ion/Ioff ratio of around 11 orders 
of magnitude.  The extended source design could also be applied in multi-gate 
TFETs with other channel materials such as GeSn and III-V compound 
semiconductors.   
 
7.2.3 Assessment of GeSn nTFET (Chapter 4) 
To improve the efficiency of BTBT in TFET, the material(s) used in 
the tunneling region needs to have a small bandgap.  We investigated the 
GeSn alloy, whose bandgap is smaller than that of Ge, as a novel substrate 
material for high performance nTFET.  GeSn nTFETs with Sn composition 
varying from 0 to 0.2 were simulated with help from non-local Empirical 
Pseudopotential Method (EPM) calculations, which capture the material 
properties of GeSn alloy.  By increasing the Sn composition, GeSn transits 
from an indirect to a direct bandgap material with cross-over at Sn 
composition of 11%, and Ion of GeSn TFETs is improved due to the higher 
direct BTBT rate.  In addition, sub-60 mV/decade S is achieved at higher drain 
current (IDS) level with increasing Sn composition, e.g. sub-60 mV/decade S is 
achieved at IDS of ~8 μA/μm in Ge0.8Sn0.2 TFET. 
 
7.2.4 Demonstration of TFET with Si:C Source Tunneling Junction (Chapter 
5) 
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Another efficient method to improve tunneling current in TFET is to 
use an abrupt tunneling junction.  It is known that a p+-n+-p-n+ TFET can 
achieve better device performance due to extremely abrupt tunneling junction.  
Investigation was performed by employing Si:C source in p+-n+-p-n+ nTFETs, 
and the experimental result shows that further reduction in S and enhancement 
in Ion are achieved.  This is mainly attributed to the effective suppression of 
boron diffusion due to the presence of substitutional carbon at the source side.  
Thus, the resulting abrupt boron profile leads to enhanced BTBT of electrons.  
In addition, the induced tensile strain due to the lattice mismatch between Si:C 
and Si reduces the bandgap at source tunneling junction, which also benefits 
the BTBT of electrons. 
 
7.2.5 Demonstration of Planar GeSn pTFET (Chapter 6) 
Due to the small direct bandgap (bandgap at Γ-point) as well as the 
high hole mobility, GeSn is a promising material candidate for pTFET 
application.  We demonstrated the world’s first planar GeSn pTFETs.  Decent 
device characteristics were obtained, and a IDS of 29 μA/μm at VDD of 2 V is 
achieved for the Ge0.958Sn0.042 pTFET with a LG of 4 μm.  The respectable IDS 
is attributed to the enhanced direct BTBT and high hole mobility in the GeSn 
channel.  The low thermal budget (400 °C) of device fabrication process helps 







7.3 Future Work 
This thesis focuses on developing techniques to solve the low Ion 
problem for TFETs, which is one of key challenges of TFETs for advanced 
logic applications.  Nevertheless, several issues have been opened up in this 
thesis and deserve further investigation.  Some of the suggestions for future 
directions of TFET technology are highlighted as follows. 
 
7.3.1 Contact Optimization of GeSn pTFET 
In Chapter 6, planar GeSn pTFET was demonstrated for the first time.   
However, the n+ source resistance is large due to the Fermi level pinning (near 
valence band) at Ni(GeSn)/GeSn interface, which leads to a large Schottky 
barrier height for electrons and thus a high contact resistance.  Future work 
can be performed to improve GeSn pTFET performance by optimizing the 
source-side contact formation process, such as selenium (Se) or sulfur (S) co-
implant [141], where ohmic contact could be achieved. 
 
7.3.2 GeSn pTFET with Hetero Tunneling Junction 
Although the GeSn pTFET can achieve a high Ion, it suffers from large 
off-state current.  Future work could focus on GeSn/SiGeSn hetero junction 
TFET, where SiGeSn has a larger bandgap to suppress drain side BTBT as 
well as thermal generation current in the channel, leading to a low Ioff.  The 
compositions of Si and Sn in SiGeSn need to be carefully designed to obtain a 
favorable band alignment, like type II staggered heterojunction, to enhance the 
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tunneling probability.  In addition, the impact of induced stain in 
GeSn/SiGeSn heterojunction on device performance needs to be further 




7.3.3 Demonstration of GeSn nTFET and its integration with GeSn pTFET 
GeSn is not only a favorable material for pTFET, but also promising 
for nTFET application due to its small bandgap as documented in Chapter 4.   
Compared with III-V nTFET, which is widely researched for nTFET recently, 
GeSn nTFET shows advantages in process compatibility with CMOS.  While 
the author of this thesis did not managed to demonstrate GeSn nTFETs, 
further work can be carried out on the fabrication of high performance GeSn 
nTFETs.  The gate stack issue can be foreseen in GeSn nTFET fabrication 
since the gate stack in Ge or GeSn nMOSFET is not well developed yet.  
Some of the techniques, like ammonium sulfide [(NH4)2S] treatment [142], 
germanium-tin oxide (GeSnO2) [122] or Si surface passivation [143], and Ge 
capping [123] could be implemented in GeSn nTFET fabrication to obtain 
high quality gate interface.  Therefore, good gate control in the channel could 
be achieved, leading to efficient BTBT of electrons from the source to the 
channel.  Furthermore, integration of GeSn pTFET and nTFET could also be 
explored, and many process development efforts are needed to achieve high 




7.3.4 Demonstration of TFET with Extended Source  
Chapter 3 proposed double-gate TFETs with different shapes (wedge-
shape, arc-shape, and squarish shape) of extended source design by 
simulation.  A TFET with squarish Ge source and Si body outperformed the 
other designs in terms of high Ion and Ion/Ioff.  Further work could be carried 
out to realize vertical TFET with this structure, and the fabrication steps could 
include dry etching, subsequent p-type in situ epitaxy growth of Ge source, 
and pillar formation by etching. N-type drain implant and gate stack formation 
as well as contact formation could be followed to complete the vertical TFET 
with squarish Ge source and Si body.  More works can be done for the process 
optimization to obtain high performance devices. 
 
7.3.5 Further Study on Gate Capacitance in TFET 
In Chapter 2, the gate capacitance in TFET was investigated by 
simulation.  Further study such as the impact of source/drain junction lateral 
profiles, trade-off between the gate capacitance and tunneling resistance on 
TFET C-V characteristics could be performed.  These studies will be very 
useful for future device design. 
 
7.3.6 Calibration of Bannd-to-band Tunneling in GeSn  
As theoretical study on GeSn TFET has been carried out in Chapter 4, 
it could be quite interesting to calibrate the simulation of band-to-ban 
tunneling in GeSn more accurately with experimental data.  Fabrication of 
vertical GeSn tunneling diodes is required with full control of the doping 
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profiles at tunneling junctions.  Low temperature measurements will be usful 
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